View S3C830A_3135040.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

2 1 - s3 - c830a/p830a-032002 user's manual S3C830A/p830a 8-bit cmos microcontroller revision 1
notification of revisions originator: samsung electronics, soc development group, ki-heung, south korea product name: S3C830A/p830a microcontroller document name: S3C830A/p830a user's manual, revision 1 document number: 21-s3-c830a-03-2002 effective date: march, 2002 summary: as a result of additional product testing and evaluation, some specifications published in the S3C830A/p830a user's manual, revision 0, have been changed. these changes for S3C830A/p830a microcontroller, which are described in detail in the revision descriptions section below, are related to the followings: ? chapter 4./10. basic timer control register ? chapter 20. operating temperature of absolute maximum ratings ? chapter 20. main oscillator clock s tabilization time ? chapter 20./22. operating voltage range directions: please note the changes in your copy (copies) of the S3C830A/p830a user's manual, revision 0. or, simply attach the revision descriptions of the next page to S3C830A/p830a user's manual, revision 0. revision history revision date remark 0 november, 2001 preliminary spec for internal release only. reviewed by min-su lee. 1 march, 2002 reviewed by min-su lee.
revision descriptions 1. basic timer control register the contents of btcon.0 should be changed ?clock frequency divider clear bit for basic timer and timer0? into 'clock frequency divider clear bit for all timers' in the page 4-6, 10-2. 2. operating temperature operating temperature of absolute maximum ratings (t a ) must be changed -40 c into -25 c in the table 20-1. 3. electrical data ( page 20-10) table 20-11. main oscillator clock stabilization time (t st1 ) (t a = ? 25 c to + 85 c, v dd = 3.0 v to 5.5 v) parameter conditions min typ max unit crystal v dd = 4.5v to 5.5v ? ? 10 ms ceramic stabilization occurs when v dd is equal to the minimum oscillator voltage range. ? ? 4 ms external clock x in input high and low level width( t xh , t xl ) 111 ? 1250 ns 4. instruction clock( page 20-11, 22-4) the minimum frequency of instruction clock must be changed 100khz into 25khz in the figure 20-7 and 22-2.
S3C830A/p830a 8-bit cmos microcontroller s user's manual revision 1
important notice the information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. samsung assumes no responsibility, however, for possible errors or omissions, or for any consequences resulting from the use of the information contained herein. samsung reserves the right to make changes in its products or product specifications with the intent to improve function or design at any time and without notice and is not required to update this documentation to reflect such changes. this publication does not convey to a purchaser of semiconductor devices described herein any license under the patent rights of samsung or others. samsung makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does samsung assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation any consequential or incidental damages. "typical" parameters can and do vary in different applications. all operating parameters, including " typicals" must be validated for each customer application by the customer's technical experts. samsung products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, for other applications intended to support or sustain life, or for any other application in which the failure of the samsung product could create a situation where personal injury or death may occur. should the buyer purchase or use a samsung product for any such unintended or unauthorized application, the buyer shall indemnify and hold samsung and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that samsung was negligent regarding the design or manufacture of said product. S3C830A/p830a 8-bit cmos microcontroller s user's manual, revision 1 publication number: 2 1 - s3-c830a/p830a - 032002 ? 2002 samsung electronics all rights reserved. no part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of samsung electronics. samsung electronics' microcontroller business has been awarded full iso- 1400 1 certification (bsi certificate no. fm24653). all semiconductor products are designed and manufactured in accordance with the highest quality standards and objectives. samsung electronics co., ltd. san #24 nongseo-ri, giheung-eup yongin-city, gyeonggi-do, korea c.p.o. box #37, suwon 440-900 tel: (82)-(31)-209-1934 fax: (82)-(31)-209-1899 home page: http:// www.samsungsemi.com printed in the republic of korea
S3C830A/p830a microcontroller iii preface the S3C830A/p830a microcontroller user's manual is designed for application designers and progr ammers who are using the S3C830A/p830a microcontroller for application development. it is organized in two main parts: part i programming model part ii hardware descriptions part i contains software-related information to familiarize you with the microcontroller's architecture, programming model, instruction set, and interrupt structure. it has six chapter s: chapter 1 product overview chapter 2 address spaces chapter 3 addressing modes chapter 4 control registers chapter 5 interrupt structure chapter 6 instruction set chapter 1, "product overview," is a high-l evel introduction to S3C830A/p830a with general product descriptions, as well as detailed information about individual pin characteristics and pin circuit types. chapter 2, "address spaces," describes program and data memory spaces, the internal register file, and register addressing. chapter 2 also describes working register addressing, as well as system stack and user-defined stack operations. chapter 3, "addressing modes," contains detailed descriptions of the addressing modes that are supported by the s3c8-series cpu . chapter 4, "control registers," contains overview tables for all mapped system and peripheral control register values, as well as detailed one-page descriptions in a standardized format. you can use these easy-to-read, alphabetically organized, register descriptions as a quick-reference source when writing programs. chapter 5, "interrupt s tructure," describes the S3C830A/p830a interrupt structure in detail and further prepares you for additional information presented in the individual hardware module descriptions in part ii. chapter 6, "instruction set," describes the features and conventions of the instruction set used for all s3c8 -series microcontrollers. several summary tables are presented for orientation and reference. detailed descriptions of each instruction are presented in a standard format. each instruction description includes one or more practical examples of how to use the instruction when writing an application program. a basic familiarity with the information in part i will help you to understand the hardware module descriptions in part ii. if you are not yet familiar with the s3c8-series microcontroller family and are reading this manual for the first time, we recommend that you first read chapter s 1 ? 3 carefully. then, briefly look over the detailed information in chapter s 4, 5, and 6. later, you can reference the information in part i as necessary. part ii "hardware descriptions," has detailed information about specific hardware components of the S3C830A/p830a microcontroller. also included in part ii are electrical, mechanical, otp, and development tools data. it has 17 chapter s: chapter 7 clock circuit chapter 8 reset and power-down chapter 9 i/o ports chapter 10 ba sic timer and timer 0 chapter 11 8-bit timer 1 chapter 1 2 16-bit timer 2 chapter 13 watch timer chapter 14 lcd controller/driver chapter 15 8-bit analog-to-digital converter chapter 16 serial i/o interface chapter 17 low voltage reset chapter 18 pll frequency synthesizer chapter 19 intermediate frequency co unter chapter 20 electrical data chapter 21 mechanical data chapter 22 s3p830a otp chapter 23 development tools two order forms are included at the back of this manual to facilitate customer order for S3C830A /p830a microcontrollers: the mask rom order form, and the mask option selection form. you can photocopy these forms, fill them out, and then forward them to your local samsung sales representative.

S3C830A/p830a microcontroller v table of contents part i ? programming model chapter 1 product overview s3c8-series microcontrollers ................................ ................................ ................................ ................... 1-1 S3C830A microcontroller ................................ ................................ ................................ ......................... 1-1 otp ................................ ................................ ................................ ................................ ......................... 1-1 features ................................ ................................ ................................ ................................ .................. 1-2 block diagram ................................ ................................ ................................ ................................ ......... 1-3 pin assignment ................................ ................................ ................................ ................................ ........ 1-4 pin descriptions ................................ ................................ ................................ ................................ ....... 1-5 pin circuits ................................ ................................ ................................ ................................ .............. 1-8 chapter 2 address spaces overview ................................ ................................ ................................ ................................ ................. 2-1 program memory (rom) ................................ ................................ ................................ ......................... 2-2 register architecture ................................ ................................ ................................ ............................... 2-3 register page pointer (pp) ................................ ................................ ................................ ............. 2-5 register set 1 ................................ ................................ ................................ ................................ . 2-6 register set 2 ................................ ................................ ................................ ................................ . 2-6 prime register space ................................ ................................ ................................ ...................... 2-7 working registers ................................ ................................ ................................ ........................... 2-8 using the register points ................................ ................................ ................................ ................ 2-9 register addressing ................................ ................................ ................................ ................................ . 2-11 common working register area (c0h?cfh) ................................ ................................ .................. 2-13 4-bit working register addressing ................................ ................................ ................................ ... 2-14 8-bit working register addressing ................................ ................................ ................................ ... 2-16 system and user stacks ................................ ................................ ................................ .......................... 2-18 chapter 3 addressing modes overview ................................ ................................ ................................ ................................ ................. 3-1 register addressing mode (r) ................................ ................................ ................................ ................. 3- 2 indirect register addressing mode (ir) ................................ ................................ ................................ .... 3-3 indexed addressing mode (x) ................................ ................................ ................................ .................. 3- 7 direct address mode (da) ................................ ................................ ................................ ....................... 3- 10 indirect address mode (ia) ................................ ................................ ................................ ...................... 3- 12 relative address mode (ra) ................................ ................................ ................................ .................... 3- 13 immediate mode (im) ................................ ................................ ................................ .............................. 3- 14
vi S3C830A/p830a microcontroller table of contents (cont inued ) chapter 4 control registers overview ................................ ................................ ................................ ................................ ................ 4-1 chapter 5 interrupt structure overview ................................ ................................ ................................ ................................ ................ 5-1 interrupt types ................................ ................................ ................................ ............................... 5-2 S3C830A interrupt structure ................................ ................................ ................................ ........... 5-3 interrupt vector addresses ................................ ................................ ................................ ............. 5-4 enable/disable interrupt instructions (ei, di) ................................ ................................ .................. 5-6 system-level interrupt control registers ................................ ................................ ........................ 5-6 interrupt processing control points ................................ ................................ ................................ . 5-7 peripheral interrupt control registers ................................ ................................ ............................. 5-8 system mode register (sym) ................................ ................................ ................................ ......... 5-9 interrupt mask register (imr) ................................ ................................ ................................ ......... 5-10 interrupt priority register (ipr) ................................ ................................ ................................ ....... 5-11 interrupt request register (irq) ................................ ................................ ................................ .... 5-13 interrupt pending function types ................................ ................................ ................................ ... 5-14 interrupt source polling sequence ................................ ................................ ................................ .. 5-15 interrupt service routines ................................ ................................ ................................ .............. 5-15 generating interrupt vector addresses ................................ ................................ ........................... 5-16 nesting of vectored interrupts ................................ ................................ ................................ ........ 5-16 instruction pointer (ip) ................................ ................................ ................................ .................... 5-16 fast interrupt processing ................................ ................................ ................................ ................ 5-16 chapter 6 instruction set overview ................................ ................................ ................................ ................................ ................ 6-1 data types ................................ ................................ ................................ ................................ ..... 6-1 register addressing ................................ ................................ ................................ ........................ 6-1 addressing modes ................................ ................................ ................................ .......................... 6-1 flags register (flags) ................................ ................................ ................................ .................... 6-6 flag descriptions ................................ ................................ ................................ ............................ 6-7 instruction set notation ................................ ................................ ................................ .................. 6-8 condition codes ................................ ................................ ................................ ............................. 6-12 instruction descriptions ................................ ................................ ................................ ................... 6-13
S3C830A/p830a microcontroller vii table of contents (continued) part ii hardware descriptions chapter 7 clock circuit overview ................................ ................................ ................................ ................................ ................. 7-1 system clock circuit ................................ ................................ ................................ ....................... 7-1 clock status during power-down modes ................................ ................................ ......................... 7-2 system clock control register (clkcon) ................................ ................................ ...................... 7-3 chapter 8 reset reset and power-down system reset ................................ ................................ ................................ ................................ .......... 8-1 overview ................................ ................................ ................................ ................................ ......... 8-1 normal mode reset operation ................................ ................................ ................................ ........ 8-1 hardware reset values ................................ ................................ ................................ ................... 8-2 power-down modes ................................ ................................ ................................ ................................ . 8-5 stop mode ................................ ................................ ................................ ................................ ....... 8-5 idle mode ................................ ................................ ................................ ................................ ........ 8-6 chapter 9 i/o ports overview ................................ ................................ ................................ ................................ ................. 9-1 port data registers ................................ ................................ ................................ ......................... 9-3 port 0 ................................ ................................ ................................ ................................ .............. 9-4 port 1 ................................ ................................ ................................ ................................ .............. 9-6 port 2 ................................ ................................ ................................ ................................ .............. 9-9 port 3 ................................ ................................ ................................ ................................ .............. 9-11 port 4, 5 ................................ ................................ ................................ ................................ .......... 9-13 port 6, 7 ................................ ................................ ................................ ................................ .......... 9-14 port 8 ................................ ................................ ................................ ................................ .............. 9-15 chapter 10 basic timer and timer 0 overview ................................ ................................ ................................ ................................ ................. 10-1 basic timer (bt) ................................ ................................ ................................ ................................ ..... 10-1 basic timer control register (btcon) ................................ ................................ ........................... 10-2 basic timer function description ................................ ................................ ................................ .... 10-3 8-bit timer/counter 0 ................................ ................................ ................................ .............................. 10-5 timer/counter 0 control register (t0con) ................................ ................................ ..................... 10-5 timer 0 function description ................................ ................................ ................................ ........... 10-8
viii S3C830A/p830a microcontroller table of contents (continued) chapter 11 8-bit timer 1 overview ................................ ................................ ................................ ................................ ................ 11-1 function description ................................ ................................ ................................ ....................... 11-1 timer 1 control register (t1con) ................................ ................................ ................................ . 11-2 block diagram ................................ ................................ ................................ ................................ 11-3 chapter 12 16-bit timer 2 overview ................................ ................................ ................................ ................................ ................ 12-1 function description ................................ ................................ ................................ ....................... 12-1 timer 2 control register (t2con) ................................ ................................ ................................ . 12-2 block diagram ................................ ................................ ................................ ................................ 12-3 chapter 1 3 watch timer overview ................................ ................................ ................................ ................................ ................ 13-1 watch timer control register (wtcon) ................................ ................................ ........................ 13-2 watch timer circuit diagram ................................ ................................ ................................ ......... 13-3 chapter 14 lcd controller/driver overview ................................ ................................ ................................ ................................ ................ 14-1 lcd circuit diagram ................................ ................................ ................................ ....................... 14-2 lcd ram address area ................................ ................................ ................................ ................. 14-3 lcd control register (lcon), f1h at bank 0 of set 1 ................................ ................................ ... 14-4 lcd mode register (lmod) ................................ ................................ ................................ ........... 14-5 lcd drive voltage ................................ ................................ ................................ .......................... 14-7 lcd com/seg signals ................................ ................................ ................................ .................. 14-7
S3C830A/p830a microcontroller ix table of contents (continued) chapter 15 8-bit analog-to-digital converter overview ................................ ................................ ................................ ................................ ................. 15-1 function description ................................ ................................ ................................ ................................ 15-1 conversion timing ................................ ................................ ................................ .......................... 15-2 a/d converter control register (adcon) ................................ ................................ ....................... 15-2 internal reference voltage levels ................................ ................................ ................................ ... 15-3 block diagram ................................ ................................ ................................ ................................ ......... 15-3 chapter 16 serial i/o interface overview ................................ ................................ ................................ ................................ ................. 16-1 programming procedure ................................ ................................ ................................ ................. 16-1 sio0 and sio1 control registers (sio0con, sio1con) ................................ ............................... 16-2 sio0 and sio1 pre- scaler register (sio0ps, sio1ps) ................................ ................................ .. 16-4 sio0 block diagram ................................ ................................ ................................ ................................ 16-5 serial i/o timing diagram (sio0, sio1) ................................ ................................ .......................... 16-6 chapter 17 low voltage reset overview ................................ ................................ ................................ ................................ ................. 17-1 lvren pin ................................ ................................ ................................ ................................ ...... 17-1 block diagram ................................ ................................ ................................ ................................ . 17-1 chapter 1 8 pll frequency synthesizer overview ................................ ................................ ................................ ................................ ................. 18-1 pll frequency synthesizer function ................................ ................................ ................................ ....... 18-2 pll data register (plld) ................................ ................................ ................................ ....................... 18-3 reference frequency generator ................................ ................................ ................................ .............. 18-4 pll mode register (pllmod) ................................ ................................ ................................ ................ 18-5 pll reference frequency selection register (pllref) ................................ ................................ ......... 18-7 phase detector, charge pump, and unlock detector ................................ ................................ .............. 18-8 using the pll frequency synthesizer ................................ ................................ ................................ .... 18-9
x S3C830A/p830a microcontroller table of contents (concluded ) chapter 1 9 intermediate frequency counter overview ................................ ................................ ................................ ................................ ................ 19-1 ifc mode register (ifmod) ................................ ................................ ................................ ................... 19-2 ifc gate flag register (pllref.5) ................................ ................................ ................................ ........ 19-2 gate times ................................ ................................ ................................ ................................ ............. 19-3 if counter (ifc) operation ................................ ................................ ................................ ..................... 19-6 input pin configuration ................................ ................................ ................................ ........................... 19-7 ifc data calculation ................................ ................................ ................................ ............................... 19-8 chapter 20 electrical data overview ................................ ................................ ................................ ................................ ................ 20-1 chapter 21 mechanical data overview ................................ ................................ ................................ ................................ ................ 21-1 chapter 22 s3p830a otp overview ................................ ................................ ................................ ................................ ................ 22-1 operating mode characteristics ................................ ................................ ................................ ...... 22-3 chapter 23 development tools overview ................................ ................................ ................................ ................................ ................ 23-1 shine ................................ ................................ ................................ ................................ ............ 23-1 sama assembler ................................ ................................ ................................ ........................... 23-1 sasm88 ................................ ................................ ................................ ................................ ......... 23-1 hex2rom ................................ ................................ ................................ ................................ ...... 23-1 target boards ................................ ................................ ................................ ................................ . 23-1 tb830a target board ................................ ................................ ................................ ..................... 23-3 smds2+ selection (sam8) ................................ ................................ ................................ ............ 23-5 idle led ................................ ................................ ................................ ................................ ......... 23-5 stop led ................................ ................................ ................................ ................................ ........ 23-5
S3C830A/p830a microcontroller xi list of figures figure title page number number 1-1 block diagram ................................ ................................ ................................ ........ 1- 3 1-2 S3C830A pin assignments (100-qfp) ................................ ................................ ... 1- 4 1-3 pin circuit type a ................................ ................................ ................................ .. 1- 8 1-4 pin circuit type a-2 (eo) ................................ ................................ ....................... 1- 8 1-5 pin circuit type b (reset) ................................ ................................ ................... 1- 8 1-6 pin circuit type b-4 ................................ ................................ ............................... 1- 8 1-7 pin circuit type b-5 (ce) ................................ ................................ ....................... 1- 8 1-8 pin circuit type c ................................ ................................ ................................ .. 1- 8 1-9 pin circuit type e-4 (p0, p3) ................................ ................................ ................. 1- 9 1-10 pin circuit type d-7 (p1) ................................ ................................ ........................ 1- 9 1-11 pin circuit t ype f-16 (p2.0-p2.3) ................................ ................................ ........... 1- 9 1-12 pin circuit type h (com0-com3) ................................ ................................ .......... 1- 9 1-13 pin circuit type h-39 ................................ ................................ ............................. 1- 10 1-14 pin circuit type h-41 (p4-p8) ................................ ................................ ................ 1- 10 1-15 pin circuit type d-4 (p2.4-p2.7) ................................ ................................ ............ 1- 10 2-1 program memory address space ................................ ................................ ........... 2- 2 2-2 internal register file organization ................................ ................................ ......... 2- 4 2-3 register page pointer (pp) ................................ ................................ .................... 2- 5 2-4 set 1, set 2, prime area register, and lcd data register map ............................. 2- 7 2-5 8-byte working register areas (slices) ................................ ................................ .. 2- 8 2-6 contiguous 16-byte working register block ................................ ........................... 2- 9 2-7 non-contiguous 16-byte working reg ister block ................................ ................... 2- 10 2-8 16-bit register pair ................................ ................................ ................................ 2- 11 2-9 register file addressing ................................ ................................ ......................... 2- 12 2-10 common working register area ................................ ................................ ............ 2- 13 2-11 4-bit working register addressing ................................ ................................ ......... 2- 15 2-12 4-bit working register addressing example ................................ .......................... 2- 15 2-13 8-bit working register addressing ................................ ................................ ......... 2- 16 2-14 8-bit working register addressing example ................................ .......................... 2- 17 2-15 stack operations ................................ ................................ ................................ .... 2- 18 3-1 register addressing ................................ ................................ ............................... 3- 2 3-2 working register addressing ................................ ................................ ................. 3- 2 3-3 indirect register addressing to register file ................................ .......................... 3- 3 3-4 indirect register addressing to progra m memory ................................ ................... 3- 4 3-5 indirect working register addressing to register file ................................ ............ 3- 5 3-6 indirect working register addressing to program or data memory ........................ 3- 6 3-7 indexed addressing to register file ................................ ................................ ....... 3- 7 3-8 indexed addressing to program or data memory with short offset ........................ 3- 8 3-9 indexed addressing to program or data memory ................................ ................... 3- 9 3-10 direct addressing for load instructions ................................ ................................ ... 3- 10 3-11 direct addressing for call and jump instructions ................................ .................... 3- 11 3-12 indirect addressing ................................ ................................ ................................ . 3- 12 3-13 relative addressing ................................ ................................ ............................... 3- 13 3-14 immediate addr essing ................................ ................................ ............................ 3- 14
xii S3C830A/p830a microcontroller list of figures (continued) figure title page number number 4-1 register description format ................................ ................................ .................. 4-4 5-1 s3c8-series interrupt types ................................ ................................ .................. 5- 2 5-2 S3C830A interrupt structure ................................ ................................ .................. 5- 3 5-3 rom vector address area ................................ ................................ ..................... 5- 4 5-4 interrupt function diagram ................................ ................................ .................... 5- 7 5-5 system mode register (sym) ................................ ................................ ................ 5- 9 5-6 interrupt mask register (imr) ................................ ................................ ................ 5- 10 5-7 interrupt request priority groups ................................ ................................ ........... 5- 11 5-8 interrupt priority register (ipr) ................................ ................................ .............. 5- 12 5-9 interrupt request register (irq) ................................ ................................ ........... 5- 13 6-1 system flags register (flags) ................................ ................................ ............ 6 -6 7-1 main oscillator circuit (crystal or ceramic oscillator) ................................ ........... 7- 1 7-2 main oscillator circuit (external oscillator) ................................ ........................... 7- 1 7-3 system clock circuit diagram ................................ ................................ ............... 7- 2 7-4 system clock control register (clkcon) ................................ ............................ 7- 3 7-5 stop control register (stpcon) ................................ ................................ ........ 7- 4 9-1 port 0 high-byte control register (p0conh) ................................ ........................ 9- 4 9-2 port 0 low-byte control register (p0conl) ................................ .......................... 9- 5 9-3 port 0 pull-up control register (p0pur) ................................ ............................... 9- 5 9-4 port 1 high-byte control register (p1conh) ................................ ........................ 9- 7 9-5 port 1 low-byte control register (p1conl) ................................ .......................... 9- 7 9-6 port 1 interrupt control register (p1int) ................................ ............................... 9- 8 9-7 port 1 interrupt pending register (p1pnd) ................................ ............................ 9- 8 9-8 port 2 high-byte control register (p2conh) ................................ ........................ 9- 9 9-9 port 2 low-byte control register (p2conl) ................................ .......................... 9- 10 9-10 port 3 high-byte control register (p3conh) ................................ ........................ 9- 11 9-11 port 3 low-byte control register (p3conl) ................................ .......................... 9- 12 9-12 port 3 pull-up control register (p3pur) ................................ ............................... 9- 12 9-13 port group 0 control register (pg0con) ................................ ............................. 9- 13 9-14 port group 1 control register (pg1con) ................................ ............................. 9- 14 9-15 port group 2 control register (pg2con) ................................ ............................. 9- 15
S3C830A/p830a microcontroller xiii list of figures (continued) page title page number number 10-1 basic timer control register (btcon) ................................ ................................ .. 10- 2 10-2 basic timer block diagram ................................ ................................ .................... 10- 4 10-3 timer 0 control register (t0con) ................................ ................................ ......... 10- 6 10-4 timer 0 interrupt pending register (intpnd) ................................ ......................... 10- 7 10-5 simplified timer 0 function diagram: interval timer mode ................................ .... 10- 8 10-6 simplified timer 0 function diagram: pwm mode ................................ ................. 10- 9 10-7 simplified timer 0 function diagram: capture mode ................................ ............. 10- 10 10-8 timer 0 block diagram ................................ ................................ ........................... 10- 11 11-1 timer 1 control register (t 1con) ................................ ................................ ......... 11- 2 11-2 timer 1 functional block diagram ................................ ................................ .......... 11- 3 12-1 timer 2 control register (t2con) ................................ ................................ ......... 12- 2 12-2 timer 2 functional block diagram ................................ ................................ .......... 12- 3 13-1 watch timer control register (wtcon) ................................ ............................... 13- 2 13-2 watch timer circuit diagram ................................ ................................ ................. 13- 3 14-1 lcd function diagram ................................ ................................ ........................... 14- 1 14-2 lcd circuit diagram ................................ ................................ .............................. 14- 2 14-3 lcd display data ram organization ................................ ................................ ..... 14- 3 14-4 select/no-select bias signals in static display mode ................................ ............. 14- 7 14-5 select/no-select bias signals in 1/2 duty, 1/2 bias display mode .......................... 14- 8 14-6 select/no-select bias sig nals in 1/3 duty, 1/3 bias display mode .......................... 14- 8 14-7 voltage dividing resistor circuit diagram ................................ .............................. 14- 9 15-1 a/d converter control register (adcon) ................................ .............................. 15- 2 15-2 a/d converter data register (addata) ................................ ................................ . 15- 3 15-3 a/d converter functional block diagram ................................ ............................... 15- 3 15-4 recommended a/d converter circuit for highest absolute accuracy ..................... 15- 4 16-1 serial i/o module control register (sio0con) ................................ ...................... 16- 2 16-2 serial i/o module control register (sio1con) ................................ ...................... 16- 3 16-3 sio0 pre- scaler register (sio0ps) ................................ ................................ ........ 16- 4 16-4 sio1 pre- scaler register (sio1ps) ................................ ................................ ........ 16- 4 16-5 sio0 functional block diagram ................................ ................................ .............. 16- 5 16-6 sio1 functional block diagram ................................ ................................ .............. 16- 5 16-7 serial i/o timing in transmit/receive mode ( tx at falling, sio0con.4 or sio1con.4 = 0) ................................ ........................ 16- 6 16-8 serial i/o timing in transmit/receive mode ( tx at rising, sio0con.4 or sio1con.4 = 0) ................................ ........................ 16- 6
xiv S3C830A/p830a microcontroller list of figures (concluded) page title page number number 17-1 low voltage reset block diagram ................................ ................................ ......... 17-1 18-1 block diagram of the pll frequency synthesizer ................................ ................. 18- 1 18-2 pll register configuration ................................ ................................ .................... 18- 3 18-3 reference frequency generator ................................ ................................ ............ 18- 4 19-1 if counter block diagram ................................ ................................ ..................... 19- 1 19-2 gate timing (1,4, or 8 ms) ................................ ................................ ..................... 19- 3 19-3 gate timing (when open) ................................ ................................ .................... 19- 4 19-4 gate timing (1-ms error) ................................ ................................ ....................... 19- 5 19-5 amif and fmif pin configuration ................................ ................................ ......... 19- 7 20-1 input timing for external interrupts (ports 1) ................................ ......................... 20- 5 20-2 input timing for reset ................................ ................................ ........................ 20- 5 20-3 stop mode release timing initiated by reset ................................ ..................... 20- 6 20-4 stop mode release timing initiated by interrupts ................................ .................. 20- 7 20-5 serial data transfer timing ................................ ................................ ................... 20- 9 20-6 clock timing measurement at xin ................................ ................................ ........ 20- 11 20-7 operating voltage range ................................ ................................ ...................... 20- 11 21-1 package dimensions (100-qfp-1420c) ................................ ................................ 21-1 22-1 s3p830a pin assignments (100-pin qfp package) ................................ .............. 22- 2 22-2 operating voltage range ................................ ................................ ...................... 22- 4 23-1 smds product configuration (smds2+) ................................ ............................... 23-2 23-2 tb830a target board configuration ................................ ................................ ..... 23-3 23-3 50-pin connectors (j101, j102) for tb830a ................................ .......................... 23-6 23-4 s3c830/f830 probe adapter cables for 100-qfp package ................................ .. 23-6
S3C830A/p830a microcontroller xv list of tables table title page number number 1-1 S3C830A pin descriptions ................................ ................................ ...................... 1-5 2-1 S3C830A register type summary ................................ ................................ ......... 2- 3 4-1 set 1 registers ................................ ................................ ................................ ....... 4-1 4-2 set 1, bank 0 registers ................................ ................................ .......................... 4-2 4-3 set 1, bank 1 registers ................................ ................................ .......................... 4-3 5-1 interrupt vectors ................................ ................................ ................................ ..... 5-5 5-2 interrupt control register overview ................................ ................................ ........ 5-6 5-3 interrupt source control and data registers ................................ ........................... 5-8 6-1 instruction group summary ................................ ................................ .................... 6-2 6-2 flag notation conventions ................................ ................................ ..................... 6-8 6-3 instruction set symbols ................................ ................................ .......................... 6-8 6-4 instruction notation conventions ................................ ................................ ............ 6-9 6-5 opcode quick reference ................................ ................................ ....................... 6-10 6-6 condition codes ................................ ................................ ................................ ..... 6-12 8-1 S3C830A set 1 register and values after reset ................................ .................. 8-2 8-2 S3C830A set 1, bank 0 regi ster values after reset ................................ ........... 8-3 8-3 S3C830A set 1, bank 1 register values after reset ................................ ........... 8-4 9-1 S3C830A port configuration overview ................................ ................................ ... 9-2 9-2 port data register summary ................................ ................................ .................. 9-3 14-1 lcd control register (lcon) organization ................................ ............................ 14-4 14-2 lcd clock signal (lcdck) frame frequency ................................ ....................... 14-5 14-3 lcd mode control register (lmod) organization, f2h at bank 0 of set 1 ............ 14-6 14-4 maximum number of display digits per duty cycle ................................ ................ 14-6 14-5 lcd drive voltage values ................................ ................................ ...................... 14-7 18-1 p llmod organization ................................ ................................ ........................... 18-6 18-2 pllref register organization ................................ ................................ ............... 18-7
xvi S3C830A/p830a microcontroller list of tables (continued) table title page number number 19-1 ifmod organization ................................ ................................ .............................. 19-2 19-2 if counter frequency characteristics ................................ ................................ .... 19-6 20-1 absolute maximum ratings ................................ ................................ ................... 20-2 20-2 d.c. electrical characteristics ................................ ................................ ............... 20-2 20-3 a.c. electrical characteristics ................................ ................................ ................ 20-5 20-4 input/output capacitance ................................ ................................ ...................... 20-6 20-5 data retention supply voltage in stop mode ................................ ........................ 20-6 20-6 a/d converter electrical characteristics ................................ ................................ 20-7 20-7 pll electrical characteristics ................................ ................................ ................ 20-8 20-8 low voltage reset electrical characteristics ................................ ......................... 20-8 20-9 synchronous sio electrical characteristics ................................ ........................... 20-9 20-10 main oscillator frequency (fx) ................................ ................................ ............... 20-10 20-11 main oscillator clock stabilization time (t st1 ) ................................ ...................... 20-10 22-1 descriptions of pins used to read/write the eprom ................................ ............ 22-3 22-2 comparison of s3p830a and S3C830A features ................................ .................. 22-3 22-3 operating mode selection criteria ................................ ................................ ......... 22-3 23-1 power selection settings for tb830a ................................ ................................ .... 23-4 23-2 the smds2+ tool selection setting ................................ ................................ ..... 23-5
S3C830A/p830a microcontroller xvii list of programming tips description page number chapter 2: address spaces using the page pointer for ram clear (page 0, page1) ................................ ................................ ....... 2-5 setting the register pointers ................................ ................................ ................................ ............... 2-9 using the rps to calculate the sum of a series of registers ................................ ............................... 2-10 addressing the common working register area ................................ ................................ ................. 2-14 standard stack operations using push and pop ................................ ................................ .............. 2-19

S3C830A/p830a microcontroller xix list of register descriptions register full register name page identifier number adcon a/d converter control register ................................ ................................ .............. 4-5 btcon basic timer control register ................................ ................................ .................. 4-6 clkcon system clock control register ................................ ................................ ............... 4-7 flags system flags register ................................ ................................ ........................... 4-8 ifmod if counter mode register ................................ ................................ ...................... 4-9 imr interrupt mask register ................................ ................................ .......................... 4-10 intpnd i nterrupt pending register ................................ ................................ ...................... 4-11 iph instruction pointer (high byte ) ................................ ................................ ............... 4-12 ipl instruction pointer (low byte ) ................................ ................................ ................ 4-12 ipr interrupt priority register ................................ ................................ ........................ 4-13 irq interrupt request register ................................ ................................ ...................... 4-14 lcon lcd control register ................................ ................................ ............................. 4-15 lmod lcd mode control register ................................ ................................ .................... 4-16 p0con h port 0 control register (high byte ) ................................ ................................ ........ 4-17 p0 conl port 0 control register (low byte ) ................................ ................................ ......... 4-18 p0pur port 0 pull-up control register ................................ ................................ ............... 4-19 p1con h port 1 control register (high byte ) ................................ ................................ ........ 4-20 p1 con l port 1 control register (low byte ) ................................ ................................ ......... 4-21 p1int port 1 interrupt c ontrol register ................................ ................................ ............. 4-22 p1pnd port 1 interrupt pending register ................................ ................................ ........... 4-23 p 2 con h port 2 control register (high byte ) ................................ ................................ ........ 4-24 p 2 con l port 2 control register ( low byte ) ................................ ................................ ......... 4-25 p3 con h port 3 control register (high byte ) ................................ ................................ ........ 4-26 p3conl port 3 control register ( low byte ) ................................ ................................ ......... 4-27 p3pur port 3 pull-up control register ................................ ................................ ............... 4-28
xx S3C830A/p830a microcontroller list of register descriptions (continued) register full register name page identifier number pg0con port group 0 control register ................................ ................................ ................ 4-29 pg1con port group 1 control register ................................ ................................ ................ 4-30 pg2con port group 2 control register ................................ ................................ ................ 4-31 pllmod pll mode register ................................ ................................ ................................ . 4-32 pllref pll reference frequency selection register ................................ ......................... 4-33 pp register page pointer ................................ ................................ ............................. 4-34 rp0 register pointer 0 ................................ ................................ ................................ ... 4-35 rp1 register pointer 1 ................................ ................................ ................................ ... 4-35 sio0con sio0 control register ................................ ................................ ............................ 4-36 sio1con sio1 control register ................................ ................................ ............................ 4-37 sph stack pointer (high byte) ................................ ................................ ....................... 4-38 spl stack pointer (low byte) ................................ ................................ ........................ 4-38 stpcon stop control register ................................ ................................ ............................. 4-39 sym system mode register ................................ ................................ ........................... 4-40 t0con timer 0 control register ................................ ................................ ........................ 4-41 t1con timer 1 control register ................................ ................................ ........................ 4-42 t2con timer 2 control register ................................ ................................ ........................ 4-43 wtcon watch timer c ontrol register ................................ ................................ ................ 4-44
S3C830A/p830a microcontroller xxi list of instruction descriptions instruction full register name page mnemonic number adc add with carry ................................ ................................ ................................ ........ 6-14 add add ................................ ................................ ................................ ........................ 6-15 and logical and ................................ ................................ ................................ ........... 6-16 band bit and ................................ ................................ ................................ .................. 6-17 bcp bit compare ................................ ................................ ................................ ........... 6-18 bitc bit complement ................................ ................................ ................................ ..... 6-19 bitr bit reset ................................ ................................ ................................ ................ 6-20 bits bit set ................................ ................................ ................................ .................... 6-21 bor bit or ................................ ................................ ................................ .................... 6-22 btjrf bit test, jump relative on false ................................ ................................ ............ 6-23 btjrt bit test, jump relative on true ................................ ................................ ............. 6-24 bxor bit xor ................................ ................................ ................................ .................. 6-25 call call procedure ................................ ................................ ................................ ....... 6-26 ccf complement carry flag ................................ ................................ ......................... 6-27 clr clear ................................ ................................ ................................ ...................... 6-28 com complement ................................ ................................ ................................ ........... 6-29 cp compare ................................ ................................ ................................ ................ 6-30 cpije compare, increment, and jump on equal ................................ .............................. 6-31 cpijne compare, increment, and jump on non-equal ................................ ....................... 6-32 da decimal adjust ................................ ................................ ................................ ....... 6-33 dec decrement ................................ ................................ ................................ ............. 6-35 decw decrement word ................................ ................................ ................................ .... 6-36 di disable interrupts ................................ ................................ ................................ ... 6-37 div divide (unsigned) ................................ ................................ ................................ ... 6-38 djnz decrement and jump if non-zero ................................ ................................ .......... 6-39 ei enable interrupts ................................ ................................ ................................ .... 6-40 enter enter ................................ ................................ ................................ ...................... 6-41 exit exit ................................ ................................ ................................ ........................ 6-42 idle idle operation ................................ ................................ ................................ ........ 6-43 inc increment ................................ ................................ ................................ ............... 6-44 incw increment word ................................ ................................ ................................ ..... 6-45 iret interrupt return ................................ ................................ ................................ ...... 6-46 jp jump ................................ ................................ ................................ ...................... 6-47 jr jump relative ................................ ................................ ................................ ........ 6-48 ld load ................................ ................................ ................................ ....................... 6-49 ldb load bit ................................ ................................ ................................ .................. 6-51
xxii S3C830A/p830a microcontroller list of instruction descriptions (continued) instruction full register name page mnemonic number ldc/lde load memory ................................ ................................ ................................ ......... 6-52 ldcd/lded load memory and decrement ................................ ................................ ................ 6-54 ldci/ldei load memory and increment ................................ ................................ .................. 6-55 ldcpd/ldepd load memory with pre-decrement ................................ ................................ ......... 6-56 ldcpi/ldepi load memory with pre-increment ................................ ................................ ........... 6-57 ldw load word ................................ ................................ ................................ ............. 6-58 mult multiply (unsigned) ................................ ................................ ................................ . 6-59 next next ................................ ................................ ................................ ....................... 6-60 nop no operation ................................ ................................ ................................ .......... 6-61 or logical or ................................ ................................ ................................ ............. 6-62 pop pop from stack ................................ ................................ ................................ ....... 6-63 popud pop user stack ( decrementing) ................................ ................................ ............. 6-64 popui pop user stack (incrementing) ................................ ................................ ............... 6-65 push push to stack ................................ ................................ ................................ ......... 6-66 pushud push user stack ( decrementing) ................................ ................................ ............ 6-67 pushui push user stack (incrementing) ................................ ................................ ............. 6-68 rcf reset carry flag ................................ ................................ ................................ .... 6-69 ret return ................................ ................................ ................................ .................... 6-70 rl rotate left ................................ ................................ ................................ ............. 6-71 rlc rotate left through carry ................................ ................................ ....................... 6-72 rr rotate right ................................ ................................ ................................ ........... 6-73 rrc rotate right through carry ................................ ................................ ..................... 6-74 sb0 select bank 0 ................................ ................................ ................................ ......... 6-75 sb1 select bank 1 ................................ ................................ ................................ ......... 6-76 sbc subtract with carry ................................ ................................ ................................ . 6-77 scf set carry flag ................................ ................................ ................................ ........ 6-78 sra shift right arithmetic ................................ ................................ .............................. 6-79 srp/srp0/srp1 set register pointer ................................ ................................ ............................... 6-80 stop stop operation ................................ ................................ ................................ ....... 6-81 sub subtract ................................ ................................ ................................ .................. 6-82 swap swap nibbles ................................ ................................ ................................ ......... 6- 83 tcm test complement under mask ................................ ................................ ................ 6-84 tm test under mask ................................ ................................ ................................ ..... 6-85 wfi wait for interrupt ................................ ................................ ................................ .... 6-86 xor logical exclusive or ................................ ................................ ............................. 6-87
S3C830A/p830a product overview 1- 1 1 product overview s3c8-series microcontrollers samsung's s3c8 series of 8-bit single-chip cmos microcontrollers offers a fast and efficient cpu, a wide range of integrated peripherals, and various mask-programmable rom sizes. among the major cpu features are: ? efficient register-oriented architecture ? selectable cpu clock sources ? idle and stop power-down mode release by interrupt ? built-in basic timer with watchdog function a sophisticated interrupt structure recognizes up to eight interrupt levels. each level can have one or more interrupt sources and vectors. fast interrupt processing (within a minimum of four cpu clocks) can be assigned to specific interrupt levels. S3C830A microcontroller the S3C830A single-chip microcontroller are fabricated using the highly advanced cmos process. its design is based on the powerful sam88rc cpu core. stop and idle (power-down) modes were implemented to reduce power consumption. the S3C830A is a microcontroller with a 48k-byte mask-programmable rom embedded. the s3p830a is a microcontroller with a 48k-byte one-time-programmable rom embedded. using the sam88rc modular design approach, the following peripherals were integrated with the sam88rc cpu core: ? large number of programable i/o ports (total 72 pins) ? pll fr equency synthesizer ? 16-bits intermediate frequency counter ? two synchronous sio modules ? two 8-bit timer/counters ? one 16-bit timer/counter ? low voltage reset ? a/d converter with 4 selectable input pins otp the S3C830A microcontroller is also available in otp (one time programmable) version, s3p830a. the s3p830a microcontroller has an on-chip 48k-byte one-time-programmable eprom instead of masked rom. the s3p830a is comparable to S3C830A, both in function and in pin configuration.
product overview s3c830 a/p830a 1- 2 features cpu ? sa m88rc cpu core memory ? 2064-byte internal register file (including lcd display ram) ? 48k-byte internal program memory area instruction set ? 78 instructions ? idle and stop instructions 72 i/o pins ? 32 normal i/o pins ? 40 pins sharing with lcd segment signals interrupts ? 8 interrupt levels and 17 internal sources ? fast interrupt processing feature 8-bit basic timer ? watchdog timer function ? 4 kinds of clock source timer/counter 0 ? programmable 8-bit internal timer ? external event counter function ? pwm and capture function timer/counter 1 ? programmable 8-bit interval timer ? external event counter function timer/counter 2 ? programmable 16-bit interval timer ? external event counter function watch timer ? interval time: 50ms, 0.5s, 1.0s at 4.5 mhz ? 1/1.5/3/6 khz buzzer output selectable analog to digital converter ? 4-channel analog input ? 8-bit conversion resolution two 8-bit serial i/o interface ? 8-bit transmit/receive mode ? 8-bit receive mode ? selectable baud rate or external clock source pll frequency synthesizer ? v in level: 300mvpp (minimum) ? amvco range: 0.5 mhz?30 mhz ? fmvco range: 30 mhz?150 mhz 16-bit intermediate frequency (if) counter ? v in level: 300mvpp (minimum) ? amif range: 100 khz?1 mhz ? fmif range: 5 mhz?15 mhz lcd controller/driver ? 40 segments and 4 common terminals ? 4/3/2 common and static selectable ? internal or external resistor circuit for lcd bias low voltage reset (lvr) ? low voltage check to make system reset ? v lvr : 3.5 v (typical) two power-down modes ? idle mode: only cpu clock stops ? stop mode: system clock and cpu clock stop oscillation source ? crystal or ceramic for system clock ( fx) instruction execution time ? 890 ns at 4.5 mhz (minimum) operating temperature range ? ?25 c to +85 c operating voltage range ? 3.0 v to 5.5 v at 0.4 mhz?4.5 mhz ? 4.5 v to 5.5 v in pll/ifc block package type ? 100-pin qfp package
S3C830A/p830a product overview 1- 3 block diagram i/o port and interrupt control sam88rc core 48k-byte rom 2064-byte register file port 8 low voltage reset p3.3/si0 amif avdd p8.0/seg7 p8.1/seg6 p8.2/seg5 p8.3/seg4 p8.4/seg3 p8.5/seg2 p8.6/seg1 p8.7/seg0 lvren 8-bit timer/ counter0 p0.2/t0cap p0.1/t0clk p0.3/t0out/t0pwm 8-bit timer/ counter1 p0.4/t1clk p0.5/t1out 16-bit timer/ counter2 p0.6/t2clk p0.7/t2out sio 1 p3.4/sck1 p3.5/so1 p3.6/si1 basic timer watchdog timer watch timer p3.0/buz lcd driver/ controller com0-3 p8.7-p4.0/seg0-39 bias v lc0 -v lc2 pll synthesizer vcoam vcofm eo0/eo1 if counter fmif 8-bit adc p2.0-p2.3/ad0-ad3 x in x out osc sio 0 p3.1/sck0 p3.2/so0 port 7 port 6 port 5 port 4 p4.0/seg39 p4.1/seg38 p4.2/seg37 p4.3/seg36 p4.4/seg35 p4.5/seg34 p4.6/seg33 p4.7/seg32 port 3 p3.0/buz p3.1/sck0 p3.2/so0 p3.3/si0 p3.4/sck1 p3.5/so1 p3.6/si1 p3.7 port 2 p2.0/ad0 p2.1/ad1 p2.2/ad2 p2.3/ad3 p2.4 p2.5 p2.6 p2.7 port 1 p1.0/int0 p1.1/int1 p1.2/int2 p1.3/int3 p1.4/int4 p1.5/int5 p1.6/int6 p1.7/int7 port 0 p0.0 p0.1/t0clk p0.2/t0cap p0.3/t0out/t0pwm p0.4/t1clk p0.5/t1out p0.6/t2clk p0.7/t2out reset p1.0-p1.7/ int0-int7 ce test1 test2 test3 vdd vddpll0 vddpll1 vss vsspll p5.0/seg31 p5.1/seg30 p5.2/seg29 p5.3/seg28 p5.4/seg27 p5.5/seg26 p5.6/seg25 p5.7/seg24 p6.0/seg23 p6.1/seg22 p6.2/seg21 p6.3/seg20 p6.4/seg19 p6.5/seg18 p6.6/seg17 p6.7/seg16 p7.0/seg15 p7.1/seg14 p7.2/seg13 p7.3/seg12 p7.4/seg11 p7.5/seg10 p7.6/seg9 p7.7/seg8 figure 1-1. block diagram
product overview s3c830 a/p830a 1- 4 pin assignment fmif vddpll0 eo0 eo1 ce p0.0 p0.1/t0clk p0.2/t0cap p0.3/t0out/t0pwm p0.4/t1clk p0.5/t1out p0.6/t2clk p0.7/t2out p1.0/int0 p1.1/int1 p1.2/int2 p1.3/int3 p1.4/int4 p1.5/int5 p1.6/int6 p1.7/int7 p2.0/ad0 p2.1/ad1 p2.2/ad2 p2.3/ad3 p2.4 p2.5 p2.6 p2.7 av dd p3.0/buz p3.1/sck0 p3.2/so0 p3.3/si0 v dd v ss x out x in test1 test2 p3.4/sck1 reset p3.5/so1 p3.6/si1 p3.7 p4.0/seg39 p4.1/seg38 p4.2/seg37 p4.3/seg36 p4.4/seg35 S3C830A 100-qfp-1420c 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 amif vsspll vcoam vcofm vddpll1 lvren test3 bias vlc0 vlc1 vlc2 com0 com1 com2 com3 seg0/p8.7 seg1/p8.6 seg2/p8.5 seg3/p8.4 seg4/p8.3 seg5/p8.2 seg6/p8.1 seg7/p8.0 seg8/p7.7 seg9/p7.6 seg10/p7.5 seg11/p7.4 seg12/p7.3 seg13/p7.2 seg14/p7.1 seg15/p7.0 seg16/p6.7 seg17/p6.6 seg18/p6.5 seg19/p6.4 seg20/p6.3 seg21/p6.2 seg22/p6.1 seg23/p6.0 seg24/p5.7 seg25/p5.6 seg26/p5.5 seg27/p5.4 seg28/p5.3 seg29/p5.2 seg30/p5.1 seg31/p5.0 seg32/p4.7 seg33/p4.6 seg34/p4.5 figure 1-2. S3C830A pin assignments (100-qfp)
S3C830A/p830a product overview 1- 5 pin descriptions table 1-1. S3C830A pin descriptions pin names pin type pin description circuit type pin no. share pins p0.0 p0.1 p0.2 p0.3 p0.4 p0.5 p0.6 p0.7 i/o i/o port with bit programmable pins; schmitt trigger input or push-pull, open-drain output and software assignable pull-ups. e-4 86 87 88 89 90 91 92 93 ? t0clk t0cap t0out/t0pwm t1clk tout t2clk t2out p1.0-p1.7 i/o i/o port with bit programmable pins; schmitt trigger input or push-pull output and software assignable pull-ups; alternately used for external interrupt input (noise filters, interrupt enable and pending control). d-7 94-1 int0-int7 p2.0-p2.3 p2.4-p2.7 i/o i/o port with bit programmable pins; schmitt trigger input or push-pull output and software assignable pull-ups. f-16 d-4 2-5 6-9 ad0-ad3 ? p3.0 p3.1 p3.2 p3.3 p3.4 p3.5 p3.6 p3.7 i/o i/o port with bit programmable pins; schmitt trigger input or push-pull, open-drain output and software assignable pull-ups. e-4 11 12 13 14 21 23 24 25 buz sclk0 so0 si0 sck1 so1 si1 ? p4.0-p4.7 i/o i/o port with nibble programmable pins; schmitt trigger input or push-pull, open-drain output and software assignable pull-ups. h-41 26-33 seg39-seg32 p5.0-p5.7 i/o i/o port with nibble programmable pins; schmitt trigger input or push-pull, open-drain output and software assignable pull-ups. h-41 34-41 seg31-seg24 p6.0-p6.7 i/o i/o port with nibble programmable pins; schmitt trigger input or push-pull, open-drain output and software assignable pull-ups. h-41 42-49 seg23-seg16 p7.0-p7.7 i/o i/o port with nibble programmable pins; schmitt trigger input or push-pull, open-drain output and software assignable pull-ups. h-41 50-57 seg15-seg8 p8.0-p8.7 i/o i/o port with nibble programmable pins; schmitt trigger input or push-pull, open-drain output and software assignable pull-ups. h-41 58-65 seg7-seg0
product overview s3c830 a/p830a 1- 6 table 1-1. S3C830A pin descriptions (continued) pin names pin type pin description circuit type pin no. share pins com0-com3 o common signal output for lcd display h 69-66 ? seg0-seg39 i/o lcd segment signal output h-41 65-26 p8-p4 bias i lcd power control ? 73 ? vlc0 vlc1 vlc2 i lcd power supply voltage dividing resistors are assignable by software ? 72-70 ? v dd ? main power supply ? 15 ? v ss ? main ground ? 16 ? vddpll0-1 ? pll/ifc power supply ? 82, 76 ? vsspll ? pll/ifc ground ? 79 ? av dd ? a/d converter power supply ? 10 ? x out , x in ? main oscillator pins for cpu oscillation ? 17, 18 ? test1, test2 i test signal input pin (must be connected to v ss ) ? 19, 20 ? test3 o test signal output pin (must be remained to open) ? 74 ? lvren i lvr enable pin (must be connected to v dd or v ss ) a 75 ? reset i system reset pin b 22 ? ce i input pin for checking device power normal operation is high level and pll/ifc operation is stopped at low power b-5 85 ? eo0 o pll's phase error output0 a-2 83 ? eo1 o pll's phase error output1 a-2 84 ? vcoam vcofm i external vcoam/vcofm signal inputs b-4 78, 77 ?
S3C830A/p830a product overview 1- 7 table 1-1. S3C830A pin descriptions (continued) pin names pin type pin description circuit type pin no. share pins fmif, amif i fm/am intermediate frequency signal inputs b-4 81, 80 ? ad0-ad3 i/o adc input pins f-16 2-5 p2.0-p2.3 buz i/o 1, 1.5, 3 or 6 khz frequency output for buzzer sound at 4.5 mhz clock e-4 11 p3.0 sck0 i/o sio0 interface signal e-4 12 p3.1 so0 i/o sio0 interface data output signal e-4 13 p3.2 si0 i/o sio0 interface data input signal e-4 14 p3.3 sck1 i/o sio1 interface signal e-4 21 p3.4 so1 i/o sio1 interface data output signal e-4 23 p3.5 si1 i/o sio1 interface data input signal e-4 24 p3.6 t0clk i/o timer 0 clock input e-4 87 p0.1 t0cap i/o timer 0 capture input e-4 88 p0.2 t0out i/o timer 0 clock output e-4 89 p0.3 t0pwm i/o timer 0 pwm output e-4 89 p0.3 t1clk i/o timer 1 clock input e-4 90 p0.4 t1out i/o timer 1 clock output e-4 91 p0.5 t2clk i/o timer 2 clock input e-4 92 p0.6 t2out i/o timer 2 clock output e-4 93 p0.7 int0-int7 i/o external interrupt input pins d-7 94-1 p1.0-p1.7
product overview s3c830 a/p830a 1- 8 pin circuits p-channel n-channel in v dd figure 1-3. pin circuit type a p-channel n-channel up v dd out down figure 1-4. pin circuit type a-2 (eo) in v dd pull-up resistor schmitt trigger figure 1-5. pin circuit type b ( reset reset ) in type a feedback enable n-ch pull-down enable figure 1-6. pin circuit type b-4 in figure 1-7. pin circuit type b-5 (ce) p-channel n-channel v dd out output disable data figure 1-8. pin circuit type c
S3C830A/p830a product overview 1- 9 v dd output disable data pull-up resistor v dd i/o p-ch n-ch schmitt trigger open-drain enable pull-up enable v ss figure 1-9. pin circuit type e-4 (p0, p3) i/o output disable data v dd p-channel pull-up enable circuit type c port enable (pg2con.4-5) schmitt trigger figure 1-10. pin circuit type d-7 (p1) pull-up enable data output disable adcen data adc select v dd i/o circuit type c to adc figure 1-11. pin circuit type f-16 (p2.0-p2.3) out v lc1 com v lc2 v lc0 figure 1-12. pin circuit type h (com0-com3)
product overview s3c830 a/p830a 1- 10 out seg v lc0 v lc1 v lc2 output disable figure 1-13. pin circuit type h-39 v dd open drain data seg output disable2 resistor enable v dd circuit type h-39 output disable1 p-ch n-ch pull-up resistor i/o figure 1-14. pin circuit type h-41 (p4-p8) i/o output disable data circuit type c pull-up enable v dd figure 1-15. pin circuit type d-4 (p2.4-p2.7)
S3C830A/p830a address spaces 2- 1 2 address spaces overview the S3C830A microcontroller has two types of address space: ? internal program memory (rom) ? internal register file a 16-bit address bus supports program memory operations. a separate 8-bit register bus carries addresses and data between the cpu and the register file. the S3C830A has an internal 48-kbyte mask-programmable rom. the 256-byte physical register space is expanded into an addressable area of 320 bytes using addressing modes. a 20-byte lcd display register file is implemented. there are 2,134 mapped registers in the internal register file. of these, 2,064 are for general-purpose. (this number includes a 16-byte working register common area used as a "scratch area" for data operations, eight 192-byte prime register areas, and eight 64-byte areas (set 2)). thirteen 8-bit registers are used for the cpu and the system control, and 57 registers are mapped for peripheral controls and data registers. ten register locations are not mapped.
address spaces s3c8 30a/p830a 2- 2 program memory (rom) program memory (rom) stores program codes or table data. the S3C830A has 48k bytes internal mask- programmable program memory. the first 256 bytes of the rom (0h?0ffh) are reserved for interrupt vector addresses. unused locations in this address range can be used as normal program memory. if you use the vector address area to store a program code, be careful not to overwrite the vector addresses stored in these locations. the rom address at which a program execution starts after a reset is 0100h. (decimal) 49,151 (hex) bfffh 48k-bytes internal program memory area ffh 255 interrupt vector area 0h 0 figure 2-1. program memory address space
S3C830A/p830a address spaces 2- 3 register architecture in the S3C830A implementation, the upper 64-byte area of register files is expanded two 64 -byte areas, called set 1 and set 2 . the upper 32-byte area of set 1 is further expanded two 32-byte register banks (bank 0 and bank 1), and the lower 32-byte area is a single 32-byte common area. in case of S3C830A the total number of addressable 8-bit registers is 2134. of these 2134 registers, 13 bytes are for cpu and system control registers, 57 bytes are for peripheral control and data registers, 16 bytes are used as a shared working registers, and 2048 registers are for general-purpose use, page 0-page 7 (including 20 bytes for lcd display registers). you can always address set 1 register locations, regardless of which of the eight register pages is currently selected. set 1 locations, however, can only be addressed using register addressing modes. the extension of register space into separately addressable areas (sets, banks, and pages) is supported by various addressing mode restrictions, the select bank instructions, sb0 and sb1, and the register page pointer (pp). specific register types and the area (in bytes) that they occupy in the register file are summarized in table 2?1. table 2-1. S3C830A register type summary register type number of bytes general-purpose registers (including the 16-byte common working register area, eight 192-byte prime register area (including lcd data registers), and eight 64-byte set 2 area). cpu and system control registers mapped clock, peripheral, i/o control, and data registers 2,064 13 57 total addressable bytes 2,134
address spaces s3c8 30a/p830a 2- 4 system registers (register addressing mode) working registers (working register addressing only) bank 1 system and peripheral control registers bank 0 system and peripheral control registers (register addressing mode) set 1 ffh 32 bytes e0h dfh d0h cfh c0h prime data registers (all addressing modes) lcd display register ~ ~ page 7 13h 00h 20 bytes ~ page 1 ~ page 7 ~ ~ page 1 page 0 prime data registers (all addressing modes) page 0 set 2 registers (indirect register, indexed mode, and stack operations) ~ ~ ~ c0h bfh 00h ffh ffh ffh ffh 192 bytes 64 bytes 256 bytes ffh figure 2-2. internal register file organization
S3C830A/p830a address spaces 2- 5 register page pointer (pp) the s3c8-series architecture supports the logical expansion of the physical 256-byte internal register file (using an 8-bit data bus) into as many as 16 separately addressable register pages. page addressing is controlled by the register page pointer (pp, dfh). in the S3C830A microcontroller, a paged register file expansion is implemented for lcd data registers, and the register page pointer must be changed to address other pages. after a reset, the page pointer's source value (lower nibble) and the destination value (upper nibble) are always "0000", automatically selecting page 0 as the source and destination page for register addressing. register page pointer (pp) dfh ,set 1, r/w lsb msb .7 .6 .5 .4 .3 .2 .1 .0 destination register page selection bits: 0000 destination: page 0 source register page selection bits: 0000 source: page 0 note: a hardware reset operation writes the 4-bit destination and source values shown above to the register page pointer. these values should be modified to address other pages. figure 2-3. register page pointer (pp) + + programming tip ? using the page pointer for ram clear (page 0, page 1) ld pp,#00h ; destination ? 0, source ? 0 srp #0c0h ld r0,#0ffh ; page 0 ram clear starts ramcl0 clr @r0 djnz r0,ramcl0 clr @r0 ; r0 = 00h ld pp,#10h ; destination ? 1, source ? 0 ld r0,#0ffh ; page 1 ram clear starts ramcl1 clr @r0 djnz r0,ramcl1 clr @r0 ; r0 = 00h note: you should refer to page 6-39 and use djnz instruction properly when djnz instruction is used in your program.
address spaces s3c8 30a/p830a 2- 6 register set 1 the term set 1 refers to the upper 64 bytes of the register file, locations c0h?ffh. the upper 32-byte area of this 64-byte space (e0h?ffh) is expanded two 32-byte register banks, bank 0 and bank 1 . the set register bank instructions, sb0 or sb1, are used to address one bank or the other. a hardware reset operation always selects bank 0 addressing. the upper two 32-byte areas (bank 0 and bank 1) of set 1 (e0h?ffh) contains 57 mapped system and peripheral control registers. the lower 32-byte area contains 16 system registers (d0h?dfh) and a 16-byte common working register area (c0h?cfh). you can use the common working register area as a ?scratch? area for data operations being performed in other areas of the register file. registers in set 1 locations are directly accessible at all times using register addressing mode. the 16-byte working register area can only be accessed using working register addressing (for more information about working register addressing, please refer to chapter 3, "addressing modes.") register set 2 the same 64-byte physical space that is used for set 1 locations c0h?ffh is logically duplicated to add another 64 bytes of register space. this expanded area of the register file is called set 2 . for the S3C830A, the set 2 address range (c0h?ffh) is accessible on pages 0-7. the logical division of set 1 and set 2 is maintained by means of addressing mode restrictions. you can use only register addressing mode to access set 1 locations. in order to access registers in set 2, you must use register indirect addressing mode or indexed addressing mode. the set 2 register area of page 0 is commonly used for stack operations.
S3C830A/p830a address spaces 2- 7 prime register space the lower 192 bytes (00h?bfh) of the S3C830A's eight 256 -byte register pages is called prime register area. prime registers can be accessed using any of the seven addressing modes (see chapter 3, "addressing modes.") the prime register area on page 0 is immediately addressable following a reset. in order to address prime registers on pages 0, 1, 2, 3, 4, 5, 6, or 7 you must set the register page pointer (pp) to the appropriate source and destination values. ffh page 7 ffh page 6 ffh page 5 ffh c0h 00h bfh page 4 page 0 prime space ffh fch e0h d0h c0h set 1 bank 0 peripheral and i/o general-purpose cpu and system control lcd data register bank 1 ffh page 3 set 2 ffh page 2 set 2 ffh page 1 set 2 ffh c0h 00h bfh page 0 set 2 page 0 prime space lcd data register area page 7 00h 13h figure 2-4. set 1, set 2, prime area register, and lcd data register map
address spaces s3c8 30a/p830a 2- 8 working registers instructions can access specific 8-bit registers or 16-bit register pairs using either 4-bit or 8-bit address fields. when 4-bit working register addressing is used, the 256-byte register file can be seen by the programmer as one that consists of 32 8-byte register groups or "slices." each slice comprises of eight 8-bit registers. using the two 8-bit register pointers, rp1 and rp0, two working register slices can be selected at any one time to form a 16-byte working register block. using the register pointers, you can move this 16-byte register block anywhere in the addressable register file, except the set 2 area. the terms slice and block are used in this manual to help you visualize the size and relative locations of selected working register spaces: ? one working register slice is 8 bytes (eight 8-bit working registers, r0?r7 or r8?r15) ? one working register block is 16 bytes (sixteen 8-bit working registers, r0?r15) all the registers in an 8-byte working register slice have the same binary value for their five most significant address bits. this makes it possible for each register pointer to point to one of the 24 slices in the register file. the base addresses for the two selected 8-byte register slices are contained in register pointers rp0 and rp1. after a reset, rp0 and rp1 always point to the 16-byte common area in set 1 (c0h?cfh). each register pointer points to one 8-byte slice of the register space, selecting a total 16-byte working register block. 1 1 1 1 1 x x x rp1 (registers r8-r15) rp0 (registers r0-r7) slice 32 slice 31 ~ ~ cfh c0h ffh f8h f7h f0h fh 8h 7h 0h slice 2 slice 1 10h set 1 only 0 0 0 0 0 x x x figure 2-5. 8-byte working register areas (slices)
S3C830A/p830a address spaces 2- 9 using the register points register pointers rp0 and rp1, mapped to addresses d6h and d7h in set 1, are used to select two movable 8 -byte working register slices in the register file. after a reset, they point to the working register common area: rp0 points to addresses c0h?c7h, and rp1 points to addresses c8h?cfh. to change a register pointer value, you load a new value to rp0 and/or rp1 using an srp or ld instruction. (see figures 2-6 and 2-7). with working register addressing, you can only access those two 8-bit slices of the register file that are currently pointed to by rp0 and rp1. you cannot, however, use the register pointers to select a working register space in set 2, c0h?ffh, because these locations can be accessed only using the indirect register or indexed addressing modes. the selected 16-byte working register block usually consists of two contiguous 8-byte slices. as a general programming guideline, it is recommended that rp0 point to the "lower" slice and rp1 point to the "upper" slice (see figure 2-6). in some cases, it may be necessary to define working register areas in different (non- contiguous) areas of the register file. in figure 2-7, rp0 points to the "upper" slice and rp1 to the "lower" slice. because a register pointer can point to either of the two 8-byte slices in the working register block, you can flexibly define the working register area to support program requirements. + + programming tip ? setting the register pointers srp #70h ; rp0 ? 70h, rp1 ? 78h srp1 #48h ; rp0 ? no change, rp1 ? 48h, srp0 #0a0h ; rp0 ? a0h, rp1 ? no change clr rp0 ; rp0 ? 00h, rp1 ? no change ld rp1,#0f8h ; rp0 ? no change, rp1 ? 0f8h fh (r15) 0h (r0) 16-byte contiguous working register block register file contains 32 8-byte slices rp0 rp1 8h 7h 0 0 0 0 1 x x x 0 0 0 0 0 x x x 8-byte slice 8-byte slice figure 2-6. contiguous 16-byte working register block
address spaces s3c8 30a/p830a 2- 10 16-byte contiguous working register block register file contains 32 8-byte slices 0 0 0 0 0 x x x rp1 1 1 1 1 0 x x x rp0 0h (r0) 7h (r15) f0h (r0) f7h (r7) 8-byte slice 8-byte slice figure 2-7. non-contiguous 16-byte working register block + + programming tip ? using the rps to calculate the sum of a series of registers calculate the sum of registers 80h?85h using the register pointer. the register addresses from 80h through 85h contain the values 10h, 11h, 12h, 13h, 14h, and 15 h, respectively: srp0 #80h ; rp0 ? 80h add r0,r1 ; r0 ? r0 + r1 adc r0,r2 ; r0 ? r0 + r2 + c adc r0,r3 ; r0 ? r0 + r3 + c adc r0,r4 ; r0 ? r0 + r4 + c adc r0,r5 ; r0 ? r0 + r5 + c the sum of these six registers, 6fh, is located in the register r0 (80h). the instruction string used in this example takes 12 bytes of instruction code and its execution time is 36 cycles. if the register pointer is not used to calculate the sum of these registers, the following instruction sequence would have to be used: add 80h,81h ; 80h ? (80h) + (81h) adc 80h,82h ; 80h ? (80h) + (82h) + c adc 80h,83h ; 80h ? (80h) + (83h) + c adc 80h,84h ; 80h ? (80h) + (84h) + c adc 80h,85h ; 80h ? (80h) + (85h) + c now, the sum of the six registers is also located in register 80h. however, this instruction string takes 15 bytes of instruction code rather than 12 bytes, and its execution time is 50 cycles rather than 36 cycles.
S3C830A/p830a address spaces 2- 11 register addressing the s3c8-series register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time. with register (r) addressing mode, in which the operand value is the content of a specific register or register pair, you can access any location in the register file except for set 2. with working register addressing, you use a register pointer to specify an 8 -byte working register space in the register file and an 8-bit register within that space. registers are addressed either as a single 8-bit register or as a paired 16-bit register space. in a 16-bit register pair, the address of the first 8-bit register is always an even number and the address of the next register is always an odd number. the most significant byte of the 16-bit data is always stored in the even-numbered register, and the least significant byte is always stored in the next (+1) odd-numbered register. working register addressing differs from register addressing as it uses a register pointer to identify a specific 8 -byte working r egister space in the internal register file and a specific 8-bit register within that space. msb rn lsb rn+1 n = even address figure 2-8. 16-bit register pair
address spaces s3c8 30a/p830a 2- 12 rp1 rp0 register pointers 00h all addressing modes page 0 indirect register, indexed addressing modes page 0 register addressing only can be pointed by register pointer ffh e0h bfh control registers system registers special-purpose registers d0h c0h bank 1 bank 0 note: in the S3C830A microcontroller, pages 0-7 are implemented. pages 0-7 contain all of the addressable registers in the internal register file. each register pointer (rp) can independently point to one of the 24 8-byte "slices" of the register file (other than set 2). after a reset, rp0 points to locations c0h-c7h and rp1 to locations c8h-cfh (that is, to the common working register area). ffh c0h set 2 prime registers cfh general-purpose register all addressing modes can be pointed by register pointer lcd data registers figure 2-9. register file addressing
S3C830A/p830a address spaces 2- 13 common working register area (c0h?cfh) after a reset, register pointers rp0 and rp1 automatically select two 8-byte register slices in set 1, locations c0h?cfh, as the active 16-byte working register block: rp0 ? c0h?c7h rp1 ? c8h?cfh this 16-byte address range is called common area . that is, locations in this area can be used as working registers by operations that address any location on any page in the register file. typically, these working registers serve as temporary buffers for data operations between different pages. ffh page 7 ffh page 6 ffh page 5 ffh c0h bfh page 4 page 0 prime space ffh fch e0h d0h c0h set 1 following a hardware reset, register pointers rp0 and rp1 point to the common working register area, locations c0h-cfh. rp0 = rp1 = 1 1 0 0 0 0 0 0 1 1 0 0 1 0 0 0 lcd data registers page 7 00h 13h ffh page 3 set 2 ffh page 2 set 2 ffh page 1 set 2 ffh c0h 00h bfh page 0 set 2 page 0 prime space ~ ~ ~ ~ ~ ~ ~ ~ ~ figure 2-10. common working register area
address spaces s3c8 30a/p830a 2- 14 + + programming tip ? addressing the common working register area as the following examples show, you should access working registers in the common area, locations c0h?cfh, using working register addressing mode only. examples 1. ld 0c2h,40h ; invalid addressing mode! use working register addressing instead: srp #0c0h ld r2,40h ; r2 (c2h) ? the value in location 40h 2. add 0c3h,#45h ; invalid addressing mode! use working register addressing instead: srp #0c0h add r3,#45h ; r3 (c3h) ? r3 + 45h 4-bit working register addressing each register pointer defines a movable 8-byte slice of working register space. the address information stored in a register pointer serves as an addressing "window" that makes it possible for instructions to access working registers very efficiently using short 4-bit addresses. when an instruction addresses a location in the selected working register area, the address bits are concatenated in the following way to form a complete 8-bit address: ? the high-order bit of the 4-bit address selects one of the register pointers ("0" selects rp0, "1" selects rp1). ? the five high-order bits in the register pointer select an 8-byte slice of the register space. ? the three low-order bits of the 4-bit address select one of the eight registers in the slice. as shown in figure 2-11, the result of this operation is that the five high-order bits from the register pointer are concatenated with the three low-order bits from the instruction address to form the complete address. as long as the address stored in the register pointer remains unchanged, the three bits from the address will always point to an address in the same 8-byte register slice. figure 2-12 shows a typical example of 4-bit working register addressing. the high-order bit of the instruction "inc r6" is "0", which selects rp0. the five high-order bits stored in rp0 (01110b) are concatenated with the three low-order bits of the instruction's 4-bit address (110b) to produce the register address 76h (01110110b).
S3C830A/p830a address spaces 2- 15 together they create an 8-bit register address register pointer provides five high-order bits address opcode selects rp0 or rp1 rp1 rp0 4-bit address provides three low-order bits figure 2-11. 4-bit working register addressing register address (76h) rp0 0 1 1 1 0 0 0 0 0 1 1 1 0 1 1 0 r6 0 1 1 0 1 1 1 0 selects rp0 instruction 'inc r6' opcode rp1 0 1 1 1 1 0 0 0 figure 2-12. 4-bit working register addressing example
address spaces s3c8 30a/p830a 2- 16 8-bit working register addressing you can also use 8-bit working register addressing to access registers in a selected working register area. to initiate 8-bit working register addressing, the upper four bits of the instruction address must contain the value "1100b." this 4-bit value (1100b) indicates that the remaining four bits have the same effect as 4-bit working register addressing. as shown in figure 2-13, the lower nibble of the 8-bit address is concatenated in much the same way as for 4 -bit addressing: bit 3 selects either rp0 or rp1, which then supplies the five high-order bits of the final address; the three low-order bits of the complete address are provided by the original instruction. figure 2-14 shows an example of 8-bit working register addressing. the four high-order bits of the instruction address (1100b) specify 8-bit working register addressing. bit 4 ("1") selects rp1 and the five high-order bits in rp1 (10101b) become the five high-order bits of the register address. the three low-order bits of the register address (011) are provided by the three low-order bits of the 8-bit instruction address. the five address bits from rp1 and the three address bits from the instruction are concatenated to form the complete register address, 0abh (10101011b). 8-bit logical address 8-bit physical address register pointer provides five high-order bits address selects rp0 or rp1 rp1 rp0 three low-order bits these address bits indicate 8-bit working register addressing 1 1 0 0 figure 2-13. 8-bit working register addressing
S3C830A/p830a address spaces 2- 17 8-bit address form instruction 'ld r11, r2' rp0 0 1 1 0 0 0 0 0 1 1 0 0 1 0 1 1 selects rp1 r11 register address (0abh) rp1 1 0 1 0 1 0 0 0 1 0 1 0 1 0 1 1 specifies working register addressing figure 2-14. 8-bit working register addressing example
address spaces s3c8 30a/p830a 2- 18 system and user stack the s3c8-series microcontrollers use the system stack for data storage, subroutine calls and returns. the push and pop instructions are used to control system stack operations. the S3C830A architecture supports stack operations in the internal register file. stack operations return addresses for procedure calls, interrupts, and data are stored on the stack. the contents of the pc are saved to stack by a call instruction and restored by the ret instruction . when an interrupt occurs, the contents of the pc and the flags register are pushed to the stack. the iret instruction then pops these values back to their original locations. the stack address value is always decreased by one before a push operation and increased by one after a pop operation. the stack pointer (sp) always points to the stack frame stored on the top of the stack, as shown in figure 2-15. stack contents after a call instruction stack contents after an interrupt top of stack flags pch pcl pcl pch top of stack low address high address figure 2-15. stack operations user-defined stacks you can freely define stacks in the internal register file as data storage locations. the instructions pushui, pushud, popui, and popud support user-defined stack operations. stack pointers (spl, sph) register locations d8h and d9h contain the 16-bit stack pointer (sp) that is used for system stack operations. the most significant byte of the sp address, sp15?sp8, is stored in the sph register (d8h), and the least significant byte, sp7?sp0, is stored in the spl register (d9h). after a reset, the sp value is undetermined. because only internal memory space is implemented in the S3C830A, the spl must be initialized to an 8-bit value in the range 00h?ffh. the sph register is not needed and can be used as a general-purpose register, if necessary. when the spl register contains the only stack pointer value (that is, when it points to a system stack in the register file), you can use the sph register as a general-purpose data register. however, if an overflow or underflow condition occurs as a result of increasing or decreasing the stack address value in the spl register during normal stack operations, the value in the spl register will overflow (or underflow) to the sph register, overwriting any other data that is currently stored there. to avoid overwriting data in the sph register, you can initialize the spl value to "ffh" instead of "00h".
S3C830A/p830a address spaces 2- 19 + + programming tip ? standard stack operations using push and pop the following example shows you how to perform stack operations in the internal register file using push and pop instructions: ld spl,#0ffh ; spl ? ffh ; (normally, the spl is set to 0ffh by the initialization ; routine) ? ? ? push pp ; stack address 0feh ? pp push rp0 ; stack address 0fdh ? rp0 push rp1 ; stack address 0fch ? rp1 push r3 ; stack address 0fbh ? r3 ? ? ? pop r3 ; r3 ? stack address 0fbh pop rp1 ; rp1 ? stack address 0fch pop rp0 ; rp0 ? stack address 0fdh pop pp ; pp ? stack address 0feh
address spaces s3c8 30a/p830a 2- 20 notes
S3C830A/p830a addre ssing modes 3- 1 3 addressing modes overview instructions that are stored in program memory are fetched for execution using the program counter. instructions indicate the operation to be performed and the data to be operated on. addressing mode is the method used to determine the location of the data operand. the operands specified in sam88rc instructions may be condition codes, immediate data, or a location in the register file, program memory, or data memory. the s3c8-series instruction set supports seven explicit addressing modes. not all of these addressing modes are available for each instruction. the seven addressing modes and their symbols are: ? register (r) ? indirect register (ir) ? indexed (x) ? direct address (da) ? indirect address (ia) ? relative address (ra) ? immediate (im)
addressing modes s3 c830a/p830a 3- 2 register addressing mode (r) in register addressing mode (r), the operand value is the content of a specified register or register pair (see figure 3-1). working register addressing differs from register addressing in that it uses a register pointer to specify an 8 -byte working register space in the register file and an 8-bit register within that space (see figure 3-2). dst value used in instruction execution opcode operand 8-bit register file address point to one register in register file one-operand instruction (example) sample instruction: dec cntr ; where cntr is the label of an 8-bit register address program memory register file figure 3-1. register addressing dst opcode 4-bit working register point to the working register (1 of 8) two-operand instruction (example) sample instruction: add r1, r2 ; where r1 and r2 are registers in the curruntly selected working register area. program memory register file src 3 lsbs rp0 or rp1 selected rp points to start of working register block operand msb point to rp0 or rp1 figure 3-2. working register addressing
S3C830A/p830a addre ssing modes 3- 3 indirect register addressing mode (ir) in indirect register (ir) addressing mode, the content of the specified register or register pair is the address of the operand. depending on the instruction used, the actual address may point to a register in the register file, to program memory (rom), or to an external memory space (see figures 3-3 through 3- 6). you can use any 8-bit register to indirectly address another register. any 16-bit register pair can be used to indirectly address another memory location. please note, however, that you cannot access locations c0h?ffh in set 1 using the indirect register addressing mode. dst address of operand used by instruction opcode address 8-bit register file address point to one register in register file one-operand instruction (example) sample instruction: rl @shift ; where shift is the label of an 8-bit register address program memory register file value used in instruction execution operand figure 3-3. indirect register addressing to register file
addressing modes s3 c830a/p830a 3- 4 indirect register addressing mode (c ontinued ) dst opcode pair points to register pair example instruction references program memory sample instructions: call @rr2 jp @rr2 program memory register file value used in instruction operand register program memory 16-bit address points to program memory figure 3-4. indirect register addressing to program memory
S3C830A/p830a addre ssing modes 3- 5 indirect register addressing mode (c ontinued ) dst opcode address 4-bit working register address point to the working register (1 of 8) sample instruction: or r3, @r6 program memory register file src 3 lsbs value used in instruction operand selected rp points to start fo working register block rp0 or rp1 msb points to rp0 or rp1 ~ ~ ~ ~ figure 3-5. indirect working register addressing to register file
addressing modes s3 c830a/p830a 3- 6 indirect register addressing mode (c oncluded ) dst opcode 4-bit working register address sample instructions: ldc r5,@rr6 ; program memory access lde r3,@rr14 ; external data memory access lde @rr4, r8 ; external data memory access program memory register file src value used in instruction operand example instruction references either program memory or data memory program memory or data memory next 2-bit point to working register pair (1 of 4) lsb selects register pair 16-bit address points to program memory or data memory rp0 or rp1 msb points to rp0 or rp1 selected rp points to start of working register block figure 3-6. indirect working register addressing to program or data memory
S3C830A/p830a addre ssing modes 3- 7 indexed addressing mode (x) indexed (x) addressing mode adds an offset value to a base address during instruction execution in order to calculate the effective operand address (see figure 3-7). you can use indexed addressing mode to access locations in the internal register file or in external memory. please note, however, that you cannot access locations c0h?ffh in set 1 using indexed addressing mode. in short offset indexed addressing mode, the 8 -bit displacement is treated as a signed integer in the range ?128 to +127. this applies to external memory accesses only (see figure 3-8.) for register file addressing, an 8 -bit base address provided by the instruction is added to an 8-bit offset contained in a working register. for external memory accesses, the base address is stored in the working register pair designated in the instruction. the 8-bit or 16-bit offset given in the instruction is then added to that base address (see figure 3-9). the only instruction that supports indexed addressing mode for the internal register file is the load instruction (ld). the ldc and lde instructions support indexed addressing mode for internal program memory and for external data memory, when implemented. dst/src opcode two-operand instruction example point to one of the woking register (1 of 8) sample instruction: ld r0, #base[r1] ; where base is an 8-bit immediate value program memory register file x 3 lsbs value used in instruction operand index base address rp0 or rp1 selected rp points to start of working register block ~ ~ ~ ~ + figure 3-7. indexed addressing to register file
addressing modes s3 c830a/p830a 3- 8 indexed addressing mode (c ontinued ) register file operand program memory or data memory point to working register pair (1 of 4) lsb selects 16-bit address added to offset rp0 or rp1 msb points to rp0 or rp1 selected rp points to start of working register block dst/src opcode program memory x offset 4-bit working register address sample instructions: ldc r4, #04h[rr2] ; the values in the program address (rr2 + 04h) are loaded into register r4. lde r4,#04h[rr2] ; identical operation to ldc example, except that external program memory is accessed. next 2 bits register pair value used in instruction 8-bits 16-bits 16-bits + ~ ~ figure 3-8. indexed addressing to program or data memory with short offset
S3C830A/p830a addre ssing modes 3- 9 indexed addressing mode (c oncluded ) register file operand program memory or data memory point to working register pair lsb selects 16-bit address added to offset rp0 or rp1 msb points to rp0 or rp1 selected rp points to start of working register block sample instructions: ldc r4, #1000h[rr2] ; the values in the program address (rr2 + 1000h) are loaded into register r4. lde r4,#1000h[rr2] ; identical operation to ldc example, except that external program memory is accessed. next 2 bits register pair value used in instruction 8-bits 16-bits 16-bits dst/src opcode program memory src offset 4-bit working register address offset + ~ ~ figure 3-9. indexed addressing to program or data memory
addressing modes s3 c830a/p830a 3- 10 direct address mode (da) in direct address (da) mode, the instruction provides the operand's 16-bit memory address. jump (jp) and call (call) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the pc whenever a jp or call instruction is executed. the ldc and lde instructions can use direct address mode to specify the source or destination address for load operations to program memory (ldc) or to external data memory (lde), if implemented. sample instructions: ldc r5,1234h ; the values in the program address (1234h) are loaded into register r5. lde r5,1234h ; identical operation to ldc example, except that external program memory is accessed. dst/src opcode program memory "0" or "1" lower address byte lsb selects program memory or data memory: "0" = program memory "1" = data memory memory address used upper address byte program or data memory figure 3-10. direct addressing for load instructions
S3C830A/p830a addre ssing modes 3- 11 direct address mode (c ontinued ) opcode program memory lower address byte memory address used upper address byte sample instructions: jp c,job1 ; where job1 is a 16-bit immediate address call display ; where display is a 16-bit immediate address next opcode figure 3-11. direct addressing for call and jump instructions
addressing modes s3 c830a/p830a 3- 12 indirect address mode (ia) in indirect address (ia) mode, the instruction specifies an address located in the lowest 256 bytes of the program memory. the selected pair of memory locations contains the actual address of the next instruction to be executed. only the call instruction can use the indirect address mode. because the indirect address mode assumes that the operand is located in the lowest 256 bytes of program memory, only an 8-bit address is supplied in the instruction; the upper bytes of the destination address are assumed to be all zeros. current instruction program memory locations 0-255 program memory opcode dst lower address byte upper address byte next instruction lsb must be zero sample instruction: call #40h ; the 16-bit value in program memory addresses 40h and 41h is the subroutine start address. figure 3-12. indirect addressing
S3C830A/p830a addre ssing modes 3- 13 relative address mode (ra) in relative address (ra) mode, a twos-complement signed displacement between ? 128 and + 127 is specified in the instruction. the displacement value is then added to the current pc value. the result is the address of the next instruction to be executed. before this addition occurs, the pc contains the address of the instruction immediately following the current instruction. several program control instructions use the relative address mode to perform conditional jumps. the instructions that support ra addressing are btjrf, btjrt, djnz, cpije, cpijne, and jr. opcode program memory displacement program memory address used sample instructions: jr ult,$+offset ; where offset is a value in the range +127 to -128 next opcode + signed displacement value current instruction current pc value figure 3-13. relative addressing
addressing modes s3 c830a/p830a 3- 14 immediate mode (im) in immediate (im) addressing mode, the operand value used in the instruction is the value supplied in the operand field itself. the operand may be one byte or one word in length, depending on the instruction used. immediate addressing mode is useful for loading constant values into registers. (the operand value is in the instruction) opcode sample instruction: ld r0,#0aah program memory operand figure 3-14. immediate addressing
S3C830A/p830a contr ol register 4- 1 4 control registers overview in this chapter , deta iled descriptions of the S3C830A control registers are presented in an easy-to-read format. you can use this chapter as a quick-reference source when writing application programs. figure 4-1 illustrates the important features of the standard register description format. control register descriptions are arranged in alphabetical order according to register mnemonic. more detailed information about control registers is presented in the context of the specific peripheral hardware descriptions in part ii of this manual. data and counter registers are not described in detail in this reference chapter . more information about all of the registers used by a specific peripheral is presented in the corresponding peripheral descriptions in part ii of this manual. the locations and read/write characteristics of all mapped registers in the S3C830A register file are listed in table 4-1. the hardware reset value for each mapped register is described in chapter 8, ? reset and power- down ." table 4-1. set 1 registers register name mnemonic address r/w reset reset values (bit) decimal hex 7 6 5 4 3 2 1 0 locations d0h-d2h are not mapped. basic timer control register btcon 211 d3h r/w 0 0 0 0 0 0 0 0 system clock control register clkcon 212 d4h r/w 0 0 0 0 0 0 0 0 system flags register flags 213 d5h r/w x x x x x x 0 0 register pointer 0 rp0 214 d6h r/w 1 1 0 0 0 ? ? ? register pointer 1 rp1 215 d7h r/w 1 1 0 0 1 ? ? ? stack pointer (high byte) sph 216 d8h r/w x x x x x x x x stack pointer (low byte) spl 217 d9h r/w x x x x x x x x instruction pointer (high byte) iph 218 dah r/w x x x x x x x x instruction pointer (low byte) ipl 219 dbh r/w x x x x x x x x interrupt request register irq 220 dch r 0 0 0 0 0 0 0 0 interrupt mask register imr 221 ddh r/w x x x x x x x x system mode register sym 222 deh r/w 0 ? ? x x x 0 0 register page pointer pp 223 dfh r/w 0 0 0 0 0 0 0 0
control registers s 3c830a/p830a 4- 2 t able 4- 2 . set 1, bank 0 registers register name mnemonic address r/w reset reset values (bit) decimal hex 7 6 5 4 3 2 1 0 timer 0 counter register t0cnt 224 e0h r 0 0 0 0 0 0 0 0 timer 0 data register t0data 225 e1h r/w 1 1 1 1 1 1 1 1 timer 0 control register t0con 226 e2h r/w 0 0 0 0 0 0 0 0 timer 1 counter register t1cnt 227 e3h r 0 0 0 0 0 0 0 0 timer 1 data register t1data 228 e4h r/w 1 1 1 1 1 1 1 1 timer 1 control register t1con 229 e5h r/w 0 0 0 0 0 0 0 0 interrupt pending register intpnd 230 e6h r/w ? ? ? ? ? ? 0 0 location e7h is not mapped. watch timer control register wtcon 232 e8h r/w 0 0 0 0 0 0 0 0 sio 0 control register sio0con 233 e9h r/w 0 0 0 0 0 0 0 0 sio 0 data register sio0data 234 eah r/w 0 0 0 0 0 0 0 0 sio 0 prescaler register sio0ps 235 ebh r/w 0 0 0 0 0 0 0 0 sio 1 control register sio1con 236 ech r/w 0 0 0 0 0 0 0 0 sio 1 data register sio1data 237 edh r/w 0 0 0 0 0 0 0 0 sio 1 prescaler register sio1ps 238 eeh r/w 0 0 0 0 0 0 0 0 a/d converter control register adcon 239 efh r/w 0 0 0 0 0 0 0 0 a/d converter data register addata 240 f0h r x x x x x x x x lcd control register lcon 241 f1h r/w 0 0 0 0 0 0 0 0 lcd mode register lmod 242 f2h r/w 0 0 0 0 0 0 0 0 if counter mode register ifmod 243 f3h r/w ? ? ? ? 0 0 0 0 if counter 1 ifcnt1 244 f4h r 0 0 0 0 0 0 0 0 if counter 0 ifcnt0 245 f5h r 0 0 0 0 0 0 0 0 pll data register 1 plld1 246 f6h r/w x x x x x x x x pll data register 0 plld0 247 f7h r/w x x x x x x x x pll mode register pllmod 248 f8h (note) (note) pll reference frequency register pllref 249 f9h (note) (note) location fah is not mapped. stop control register stpcon 251 fbh r/w 0 0 0 0 0 0 0 0 location fch is not mapped. basic timer counter btcnt 253 fdh r/w 0 0 0 0 0 0 0 0 location feh is not mapped. interrupt priority register ipr 255 ffh r/w x x x x x x x x note: refer to the correspond ing register in this chapter.
S3C830A/p830a contr ol register 4- 3 table 4- 3 . set 1, bank 1 registers register name mnemonic address r/w reset reset values (bit) decimal hex 7 6 5 4 3 2 1 0 port 0 control register (high byte) p0conh 224 e0h r/w 0 0 0 0 0 0 0 0 port 0 control register (low byte) p0conl 225 e1h r/w 0 0 0 0 0 0 0 0 port 0 pull-up resistors enable register p0pur 226 e2h r/w 0 0 0 0 0 0 0 0 location e3h is not mapped. port 1 control register (high byte) p1conh 228 e4h r/w 0 0 0 0 0 0 0 0 port 1 control register (low byte) p1conl 229 e5h r/w 0 0 0 0 0 0 0 0 port 1 interrupt control register p1int 230 e6h r/w 0 0 0 0 0 0 0 0 port 1 interrupt pending register p1pnd 231 e7h r/w 0 0 0 0 0 0 0 0 port 2 control register (high byte) p2conh 232 e8h r/w 0 0 0 0 0 0 0 0 port 2 control register (low byte) p2conl 233 e9h r/w 0 0 0 0 0 0 0 0 port 3 control register (high byte) p3conh 234 eah r/w 0 0 0 0 0 0 0 0 port 3 control register (low byte) p3conl 235 ebh r/w 0 0 0 0 0 0 0 0 port 3 pull-up resistors enable register p3pur 236 ech r/w 0 0 0 0 0 0 0 0 port group 0 control register pg0con 237 edh r/w 0 0 0 0 0 0 0 0 port group 1 control register pg1con 238 eeh r/w 0 0 0 0 0 0 0 0 port group 2 control register pg2con 239 efh r/w 0 0 0 0 0 0 0 0 port 0 data register p0 240 f0h r/w 0 0 0 0 0 0 0 0 port 1 data register p1 241 f1h r/w 0 0 0 0 0 0 0 0 port 2 data register p2 242 f2h r/w 0 0 0 0 0 0 0 0 port 3 data register p3 243 f3h r/w 0 0 0 0 0 0 0 0 port 4 data register p4 244 f4h r/w 0 0 0 0 0 0 0 0 port 5 data register p5 245 f5h r/w 0 0 0 0 0 0 0 0 port 6 data register p6 246 f6h r/w 0 0 0 0 0 0 0 0 port 7 data register p7 247 f7h r/w 0 0 0 0 0 0 0 0 port 8 data register p8 248 f8h r/w 0 0 0 0 0 0 0 0 location f9h is not mapped. timer 2 counter (high byte) t2cnth 250 fah r 0 0 0 0 0 0 0 0 timer 2 counter (low byte) t2cntl 251 fbh r 0 0 0 0 0 0 0 0 timer 2 data register (high byte) t2datah 252 fch r/w 1 1 1 1 1 1 1 1 timer 2 data register (low byte) t2datal 253 fdh r/w 1 1 1 1 1 1 1 1 timer 2 control register t2con 254 feh r/w 0 0 0 0 0 0 0 0 location ffh is not mapped.
control registers s 3c830a/p830a 4- 4 flags - - system flags register .7 carry flag (c) .6 zero flag (z) .5 bit identifier reset reset value read/write bit addressing mode r = read-only w = write-only r/w = read/write '-' = not used type of addressing that must be used to address the bit (1-bit, 4-bit, or 8-bit) reset value notation: '-' = not used 'x' = undetermined value '0' = logic zero '1' = logic one bit number(s) that is/are appended to the register name for bit addressing name of individual bit or related bits register name register id sign flag (s) 0 operation does not generate a carry or borrow condition 0 operation generates carry-out or borrow into high-order bit 7 0 operation result is a non-zero value 0 operation result is zero 0 operation generates positive number (msb = "0") 0 operation generates negative number (msb = "1") description of the effect of specific bit settings set 1 register location in the internal register file d5h register address (hexadecimal) .7 .6 .5 x x x r/w r/w r/w register addressing mode only .4 .3 .2 .1 .0 x r/w x r/w x r/w x r/w 0 r/w bit number: msb = bit 7 lsb = bit 0 figure 4-1. register description format
S3C830A/p830a contr ol register 4- 5 ad con ? a/d converter control register ef h set 1 , bank 0 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value ? ? 0 0 0 0 0 0 read/write ? ? r/w r/w r r/w r/w r/w addressing mode register addressing mode only .7 ?.6 not used for the S3C830A . 5? . 4 a/d input pin selection bits 0 0 ad0 (p2.0) 0 1 ad1 (p2.1) 1 0 ad2 (p2.2) 1 1 ad3 (p2.3) . 3 end-of-conversion bit (read-only) 0 conversion not complete 1 conversion complete .2? .1 clock source selection bits 0 0 fxx/16 0 1 fxx/8 1 0 fxx/4 1 1 fxx .0 start or enable bit 0 disable operation 1 start operation (automatically disable operation after conversion complete).
control registers s 3c830a/p830a 4- 6 btcon ? basic timer control register d3h set 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7?.4 watchdog timer function disable code (for system reset) 1 0 1 0 disable watchdog timer function others enable watchdog timer function .3? .2 basic timer input clock selection bits 0 0 fxx /4096 ( 3 ) 0 1 fxx /1024 1 0 fxx /128 1 1 fxx /16 .1 basic timer counter clear bit (1) 0 no effect 1 clear the basic timer counter value .0 clock frequency divider clear bit for all timers (2) 0 no effect 1 clear both clock frequency dividers notes : 1. when you write a ?1? to btcon.1, the basic timer counter value is cleared to ? 00h ? . immediately following the write operation, the btcon.1 value is automatically cleared to ? 0 ? . 2. when you write a ? 1 ? to btcon.0, the corresponding frequency divider is cleared to ? 00h ? . immediately following the write operation, the btcon.0 value is automatically cleared to ? 0 ? . 3. the fxx is selected clock for system (main osc. only for S3C830A).
S3C830A/p830a contr ol register 4- 7 clkcon ? system clock control register d4h set 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w ? ? r/w r/w ? ? ? addressing mode register addressing mode only .7 oscillator irq wake-up function bit 0 enable irq for main wake-up in power down mode 1 disable irq for main wake-up in power down mode . 6 ? .5 not used for the S3C830A .4? .3 cpu clock (system clock) selection bits (note) 0 0 fxx/16 0 1 fxx/8 1 0 fxx/2 1 1 fxx .2?.0 not used for the S3C830A note : after a reset, the slowest clock (divided by 16) is selected as the system clock. to s elect faster clock speeds, load the appropriate v alues to clkcon.3 and clkcon.4.
control registers s 3c830a/p830a 4- 8 flags ? system flags register d5h set 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value x x x x x x 0 0 read/write r/w r/w r/w r/w r/w r/w r r/w addressing mode register addressing mode only .7 carry flag (c) 0 operation does not generate a carry or borrow condition 1 operation generates a carry-out or borrow into high-order bit 7 .6 zero flag (z) 0 operation result is a non-zero value 1 operation result is zero .5 sign flag (s) 0 operation generates a positive number (msb = "0") 1 operation generates a negative number (msb = "1") .4 overflow flag (v) 0 operation result is +127 or 3 ?128 1 operation result is > +127 or < ?128 .3 decimal adjust flag (d) 0 add operation completed 1 subtraction operation completed .2 half-carry flag (h) 0 no carry-out of bit 3 or no borrow into bit 3 by addition or subtraction 1 addition generated carry-out of bit 3 or subtraction generated borrow into bit 3 .1 fast interrupt status flag (fis) 0 interrupt return (iret) in progress (when read) 1 fast interrupt service routine in progress (when read) .0 bank address selection flag (ba) 0 bank 0 is selected 1 bank 1 is selected
S3C830A/p830a contr ol register 4- 9 ifmod ? if counter mode register f3 h set 1 , bank 0 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value ? ? ? ? 0 0 0 0 read/write ? ? ? ? r/w r/w r/w r/w addressing mode register addressing mode only . 7 ? .4 not used for the S3C830A .3? . 2 interrupt sampling clock selection bits 0 0 ifc is disabled; fmif/amif are pulled down and fmif/ amif's feed-back resistor are off. 0 1 enable ifc operation; amif pin is selected; fmif is pulled down and fmif's feed-back resistor is off. 1 0 enable ifc operation; fmif pin is selected; amif is pulled down and amif's feed-back resistor is off. 1 1 enable ifc operation; both amif and fmif are selected. .1? . 0 gate time selection bits 0 0 gate opens in 1-millisecond intervals 0 1 gate opens in 4-millisecond intervals 1 0 gate opens in 8-millisecond intervals 1 1 gate remains open continuously
control registers s 3c830a/p830a 4- 10 imr ? interrupt mask register ddh set 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value x x x x x x x x read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only . 7 interrupt level 7 (irq 7 ) enable bit; if interrupt 0 disable (mask) 1 enable (unmask) .6 interrupt level 6 (irq6) enable bit; ce interrupt 0 disable (mask) 1 enable (unmask) .5 interrupt level 5 (irq5) enable bit; p1.4-p1.7 0 disable (mask) 1 enable (unmask) .4 interrupt level 4 (irq4) enable bit; p1.0-p1.3 0 disable (mask) 1 enable (unmask) . 3 interrupt level 3 (irq 3 ) enable bit; watch timer 0 disable (mask) 1 enable (unmask) .2 interrupt level 2 (irq 2 ) enable bit; sio 0, sio 1 interrupt 0 disable (mask) 1 enable (unmask) .1 interrupt level 1 (irq1) enable bit; timer 1, timer 2 interrupt 0 disable (mask) 1 enable (unmask) .0 interrupt level 0 (irq0 ) enable bit; timer 0 match/capture or overflow 0 disable (mask) 1 enable (unmask) note: when an interrupt level is masked, any interrupt requests that may be issued are not recognized by the cpu.
S3C830A/p830a contr ol register 4- 11 i ntpnd ? interrupt pending register e6 h set 1 , bank 0 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value ? ? ? ? ? ? 0 0 read/write ? ? ? ? ? ? r/w r/w addressing mode register addressing mode only . 7?.2 not used for the S3C830A .1 timer 0 match/capture interrupt pending bit 0 interrupt request is not pending (when read), pending bit clear (when write 0) 1 interrupt request is pending .0 timer 0 overflow interrupt pending bit 0 interrupt request is not pending (when read), pending bit clear (when write 0) 1 interrupt request is pending
control registers s 3c830a/p830a 4- 12 iph ? instruction pointer (high byte ) dah set 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value x x x x x x x x read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7?.0 instruction pointer address (high byte) the high-byte instruction pointer value is the upper eight bits of the 16-bit instruction pointer address (ip15?ip8). the lower byte of the ip address is located in the ipl register (dbh). ipl ? instruction pointer (low byte ) dbh set 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value x x x x x x x x read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7?.0 instruction pointer address (low byte) the low-byte instruction pointer value is the lower eight bits of the 16-bit instruction pointer address (ip7 ? ip0). the upper byte of the ip address is located in the iph register (dah).
S3C830A/p830a contr ol register 4- 13 ipr ? interrupt priority register ffh set 1 , bank 0 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value x x x x x x x x read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7, .4, and .1 priority control bits for interrupt groups a, b, and c (note) 0 0 0 group priority undefined 0 0 1 b > c > a 0 1 0 a > b > c 0 1 1 b > a > c 1 0 0 c > a > b 1 0 1 c > b > a 1 1 0 a > c > b 1 1 1 group priority undefined .6 interrupt subgroup c priority control bit 0 irq6 > irq7 1 irq7 > irq6 .5 interrupt group c priority control bit 0 irq5 > ( irq6 , irq7) 1 ( irq6 , irq7) > irq5 .3 interrupt subgroup b priority control bit 0 irq3 > irq4 1 irq4 > irq3 .2 interrupt group b priority control bit 0 irq2 > (irq3, irq4) 1 (irq3, irq4) > irq2 .0 interrupt group a priority control bit 0 irq0 > irq1 1 irq1 > irq0 note: interrupt group a - irq0, irq1 interrupt group b - irq2, irq3, irq4 interrupt group c - irq5, irq6, irq7
control registers s 3c830a/p830a 4- 14 irq ? interrupt request register dch set 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r r r r r r r r addressing mode register addressing mode only . 7 level 7 (irq 7 ) request pending bit; if interrupt 0 not pending 1 pending .6 level 6 (irq6) request pending bit; ce interrupt 0 not pending 1 pending .5 level 5 (irq5) request pending bit; p1.4-p1.7 0 not pending 1 pending .4 level 4 (irq4) request pending bit; p1.0-p1.3 0 not pending 1 pending . 3 level 3 (irq 3 ) request pending bit; watch timer 0 not pending 1 pending . 2 level 2 (irq 2 ) request pending bit; sio 0, sio 1 interrupt 0 not pending 1 pending . 1 level 1 (irq1) request pending bit; timer 1, timer 2 interrupt 0 not pending 1 pending . 0 level 0 (irq0 ) request pending bit; timer 0 match/capture or overflow 0 not pending 1 pending
S3C830A/p830a contr ol register 4- 15 lcon ? lcd control register f1 h set 1 , bank 0 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w ? ? ? r/w r/w r/w r/w addressing mode register addressing mode only . 7 lcd output control bit 0 lcd output is low and current to dividing resistors is cut off 1 if lmod.3 = "0", lcd display is turned off if lmod.3 = "1", output com and seg signals in display mode . 6?.4 not used for the S3C830A . 3?.0 lcd port selection bit 0 0 0 0 select lcd seg0-39 0 0 0 1 select lcd seg0-35/p4.0-4.3 as i/o port 0 0 1 0 select lcd seg0-31/p4 as i/o port 0 0 1 1 select lcd seg0-27/p4, p5.0-5.3 as i/o port 0 1 0 0 select lcd seg0-23/p4, p5 as i/o port 0 1 0 1 select lcd seg0-19/p4, p5, p6.0-6.3 as i/o port 0 1 1 0 select lcd seg0-15/p4, p5, p6 as i/o port 0 1 1 1 select lcd seg0-11/p4, p5, p6, p7.0-7.3 as i/o port 1 0 0 0 select lcd seg0-7/p4, p5, p6, p7 as i/o port 1 0 0 1 select lcd seg0-3/p4, p5, p6, p7, p8.0-8.3 as i/o port 1 0 1 0 all i/o port (p4-p8)
control registers s 3c830a/p830a 4- 16 lmod ? lcd mode control register f2h set 1, bank 0 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only . 7 com signal enable/disable bit 0 enable com signal 1 disable com signal . 6 lcd voltage dividing resistor control bit 0 internal voltage dividing resistors 1 external voltage dividing resistors; internal voltage dividing resistors are off . 5? . 4 lcd clock (lcdck) frequency selection bits 0 0 62.5 hz at fxx = 4.5 mhz 0 1 125 hz at fxx = 4.5 mhz 1 0 250 hz at fxx = 4.5 mhz 1 1 500 hz at fxx = 4.5 mhz . 3? . 0 duty and bias selection for lcd display 0 x x x lcd display off (com and seg output low) 1 0 0 0 1/4 duty, 1/3 bias 1 0 0 1 1/3 duty, 1/3 bias 1 0 1 1 1/3 duty, 1/2 bias 1 0 1 0 1/2 duty, 1/2 bias 1 1 0 0 static
S3C830A/p830a contr ol register 4- 17 p0con h ? port 0 control register (high byte) e0h set 1, bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7 ? . 6 p0.7/t2out 0 0 input mode 0 1 output mode, open-drain 1 0 alternative function (t2out) 1 1 output mode, push-pull . 5? . 4 p0.6/t2clk 0 0 input mode (t2clk) 0 1 output mode, open-drain 1 0 not available 1 1 output mode, push-pull . 3? . 2 p0.5/t1out 0 0 input mode 0 1 output mode, open-drain 1 0 alternative function (t1out) 1 1 output mode, push-pull . 1? . 0 p0.4/t1clk 0 0 input mode (t1clk) 0 1 output mode, open-drain 1 0 not available 1 1 output mode, push-pull
control registers s 3c830a/p830a 4- 18 p0con l ? port 0 control register (low byte) e1h set 1, bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7 ? . 6 p0.3/t0out/t0pwm 0 0 input mode 0 1 output mode, open-drain 1 0 alternative function (t0out, t0pwm) 1 1 output mode, push-pull . 5? . 4 p0.2/t0cap 0 0 input mode (t0cap) 0 1 output mode, open-drain 1 0 not available 1 1 output mode, push-pull . 3? . 2 p0.1/t0clk 0 0 input mode (t0clk) 0 1 output mode, open-drain 1 0 not available 1 1 output mode, push-pull . 1? . 0 p0.0 0 0 input mode 0 1 output mode, open-drain 1 0 not available 1 1 output mode, push-pull
S3C830A/p830a contr ol register 4- 19 p0pur ? port 0 pull-up control register e2 h set 1 , bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r /w r /w r /w r /w r /w r /w r /w r /w addressing mode register addressing mode only . 7 p0.7 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable .6 p0.6 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable .5 p0.5 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable .4 p0.4 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable . 3 p0.3 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable . 2 p0.2 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable . 1 p0.1 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable . 0 p0.0 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable
control registers s 3c830a/p830a 4- 20 p 1 con h ? port 1 control register (high byte) e 4 h set 1 , bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7 ? . 6 p1.7/int7 0 0 schmitt trigger input mode; pull-up; interrupt on falling edge 0 1 schmitt trigger input mode; interrupt on rising edge 1 0 schmitt trigger input mode; interrupt on rising or falling edge 1 1 output mode, push-pull . 5? . 4 p1.6/int6 0 0 schmitt trigger input mode; pull-up; interrupt on falling edge 0 1 schmitt trigger input mode; interrupt on rising edge 1 0 schmitt trigger input mode; interrupt on rising or falling edge 1 1 output mode, push-pull . 3? . 2 p1.5/int5 0 0 schmitt trigger input mode; pull-up; interrupt on falling edge 0 1 schmitt trigger input mode; interrupt on rising edge 1 0 schmitt trigger input mode; interrupt on rising or falling edge 1 1 output mode, push-pull . 1? . 0 p1.4/int4 0 0 schmitt trigger input mode; pull-up; interrupt on falling edge 0 1 schmitt trigger input mode; interrupt on rising edge 1 0 schmitt trigger input mode; interrupt on rising or falling edge 1 1 output mode, push-pull
S3C830A/p830a contr ol register 4- 21 p 1 con l ? port 1 control register (low byte) e 5 h set 1 , bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7 ? . 6 p1.3/int3 0 0 schmitt trigger input mode; pull-up; interrupt on falling edge 0 1 schmitt trigger input mode; interrupt on rising edge 1 0 schmitt trigger input mode; interrupt on rising or falling edge 1 1 output mode, push-pull . 5? . 4 p1.2/int2 0 0 schmitt trigger input mode; pull-up; interrupt on falling edge 0 1 schmitt trigger input mode; interrupt on rising edge 1 0 schmitt trigger input mode; interrupt on rising or falling edge 1 1 output mode, push-pull . 3? . 2 p1.1/int1 0 0 schmitt trigger input mode; pull-up; interrupt on falling edge 0 1 schmitt trigger input mode; interrupt on rising edge 1 0 schmitt trigger input mode; interrupt on rising or falling edge 1 1 output mode, push-pull . 1? . 0 p1.0/int0 0 0 schmitt trigger input mode; pull-up; interrupt on falling edge 0 1 schmitt trigger input mode; interrupt on rising edge 1 0 schmitt trigger input mode; interrupt on rising or falling edge 1 1 output mode, push-pull
control registers s 3c830a/p830a 4- 22 p 1int ? port 1 interrupt control register f6h set 1, bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7 p1.7 external interrupt (int7) enable bit 0 disable interrupt 1 enable interrupt .6 p1.6 external interrupt (int6) enable bit 0 disable interrupt 1 enable interrupt .5 p1.5 external interrupt (int5) enable bit 0 disable interrupt 1 enable interrupt .4 p1.4 external interrupt (int4) enable bit 0 disable interrupt 1 enable interrupt .3 p1.3 external interrupt (int3) enable bit 0 disable interrupt 1 enable interrupt .2 p1.2 external interrupt (int2) enable bit 0 disable interrupt 1 enable interrupt .1 p1.1 external interrupt (int1) enable bit 0 disable interrupt 1 enable interrupt .0 p1.0 external interrupt (int0) enable bit 0 disable interrupt 1 enable interrupt
S3C830A/p830a contr ol register 4- 23 p 1pnd ? port 1 interrupt pending register f7h set 1, bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7 p1.7/int7 interrupt pending bit 0 interrupt request is not pending, pending bit clear when write 0 1 interrupt request is pending .6 p1.6/int6 interrupt pending bit 0 interrupt request is not pending, pending bit clear when write 0 1 interrupt request is pending .5 p1.5/int5 interrupt pending bit 0 interrupt request is not pending, pending bit clear when write 0 1 interrupt request is pending .4 p1.4/int4 interrupt pending bit 0 interrupt request is not pending, pending bit clear when write 0 1 interrupt request is pending .3 p1.3/int3 interrupt pending bit 0 interrupt request is not pending, pending bit clear when write 0 1 interrupt request is pending .2 p1.2/int2 interrupt pending bit 0 interrupt request is not pending, pending bit clear when write 0 1 interrupt request is pending .1 p1.1/int1 interrupt pending bit 0 interrupt request is not pending, pending bit clear when write 0 1 interrupt request is pending .0 p1.0/int0 interrupt pending bit 0 interrupt request is not pending, pending bit clear when write 0 1 interrupt request is pending
control registers s 3c830a/p830a 4- 24 p 2 conh ? port 2 control register (high byte ) e 8 h set 1 , bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7?.6 p2.7 0 0 input mode 0 1 input mode, pull-up 1 0 not available 1 1 output mode, push-pull .5-.4 p2.6 0 0 input mode 0 1 input mode, pull-up 1 0 not available 1 1 output mode, push-pull .3?.2 p2.5 0 0 input mode 0 1 input mode, pull-up 1 0 not available 1 1 output mode, push-pull .1? .0 p 2 .4 0 0 input mode 0 1 input mode, pull-up 1 0 not available 1 1 output mode, push-pull
S3C830A/p830a contr ol register 4- 25 p 2 conl ? port 2 control register (low byte ) e9 h set 1 , bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7? .6 p 2 .3 /ad3 0 0 input mode 0 1 input mode, pull-up 1 0 alternative function (adc mode) 1 1 output mode, push-pull .5? .4 p 2 .2 /ad2 0 0 input mode 0 1 input mode, pull-up 1 0 alternative function (adc mode) 1 1 output mode, push-pull .3? .2 p 2 .1 /ad1 0 0 input mode 0 1 input mode, pull-up 1 0 alternative function (adc mode) 1 1 output mode, push-pull .1? .0 p 2 .0 /ad0 0 0 input mode 0 1 input mode, pull-up 1 0 alternative function (adc mode) 1 1 output mode, push-pull
control registers s 3c830a/p830a 4- 26 p 3 conh ? port 3 control register (high byte ) e a h set 1 , bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7? .6 p 3.7 0 0 input mode 0 1 output mode, open-drain 1 0 not available 1 1 output mode, push-pull .5? .4 p 3.6/si1 0 0 input mode (si1) 0 1 output mode, open-drain 1 0 not available 1 1 output mode, push-pull .3? .2 p 3.5/so1 0 0 input mode 0 1 output mode, open-drain 1 0 alternative function (so1) 1 1 output mode, push-pull .1? .0 p 3.4/sck1 0 0 input mode (sck1) 0 1 output mode, pull-up 1 0 alternative function (sck1 out) 1 1 output mode, push-pull
S3C830A/p830a contr ol register 4- 27 p3 conl ? port 3 control register (low byte ) eb h set 1 , bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7? .6 p3. 3 /si0 0 0 input mode (si0) 0 1 output mode, open-drain 1 0 not available 1 1 output mode, push-pull .5? .4 p3. 2 /so0 0 0 input mode 0 1 output mode, open-drain 1 0 alternative function (so0) 1 1 output mode, push-pull .3? .2 p3. 1 /sck0 0 0 input mode (sck0) 0 1 output mode, open-drain 1 0 alternative function (sck0 out) 1 1 output mode, push-pull .1? .0 p3. 0 /buz 0 0 input mode 0 1 output mode, open-drain 1 0 alternative function (buz) 1 1 output mode, push-pull
control registers s 3c830a/p830a 4- 28 p3pur ? port 3 pull-up control register ec h set 1 , bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7 p3.7 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable .6 p3.6 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable .5 p3.5 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable .4 p3.4 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable .3 p3.3 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable .2 p3.2 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable .1 p3.1 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable .0 p3.0 pull-up resistor enable bit 0 pull-up disable 1 pull-up enable
S3C830A/p830a contr ol register 4- 29 pg0 con ? port group 0 control register ed h set 1 , bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7? .6 p4.0-p4.3/seg39-36 mode selection bits 0 0 input mode 0 1 input mode, pull-up 1 0 open-drain output mode 1 1 push-pull output mode .5? .4 p4.4-p4.7/seg35-32 mode selection bits 0 0 input mode 0 1 input mode, pull-up 1 0 open-drain output mode 1 1 push-pull output mode .3? .2 p5.0-p5.3/seg31-28 mode selection bits 0 0 input mode 0 1 input mode, pull-up 1 0 open-drain output mode 1 1 push-pull output mode .1? .0 p5.4-p5.7/seg27-24 mode selection bits 0 0 input mode 0 1 input mode, pull-up 1 0 open-drain output mode 1 1 push-pull output mode
control registers s 3c830a/p830a 4- 30 pg1 con ? port group 1 control register ee h set 1 , bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7? .6 p6.0-p6.3/seg23-20 mode selection bits 0 0 input mode 0 1 input mode, pull-up 1 0 open-drain output mode 1 1 push-pull output mode .5? .4 p6.4-p6.7/seg19-16 mode selection bits 0 0 input mode 0 1 input mode, pull-up 1 0 open-drain output mode 1 1 push-pull output mode .3? .2 p7.0-p7.3/seg15-12 mode selection bits 0 0 input mode 0 1 input mode, pull-up 1 0 open-drain output mode 1 1 push-pull output mode .1? .0 p7.4-p7.7/seg11-8 mode selection bits 0 0 input mode 0 1 input mode, pull-up 1 0 open-drain output mode 1 1 push-pull output mode
S3C830A/p830a contr ol register 4- 31 pg2 con ? port group 2 control register ef h set 1 , bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value ? ? 0 0 0 0 0 0 read/write ? ? r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only . 7?.6 not used for the S3C830A .5 p1.4-p1.7 input enable bits 0 port 1.4-1.7 input enable 1 port 1.4-1.7 input disable .4 p1.0-p1.3 input enable bits 0 port 1.0-1.3 input enable 1 port 1.0-1.3 input disable .3? .2 p8.0-p8.3/seg7-4 mode selection bits 0 0 input mode 0 1 input mode, pull-up 1 0 open-drain output mode 1 1 push-pull output mode .1? .0 p8.4-p8.7/seg3-0 mode selection bits 0 0 input mode 0 1 input mode, pull-up 1 0 open-drain output mode 1 1 push-pull output mode
control registers s 3c830a/p830a 4- 32 pllmod ? pll mode register f8 h set 1 , bank 0 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value (note) (note) (note) ? 0 0 0 0 read/write r/w r/w r/w ? r/w r/w r/w r/w addressing mode register addressing mode only .7 pll frequency division method selection flag 0 direct method for am 1 pulse swallow method for fm .6 pll enable/disable bit 0 disable pll 1 enable pll .5 bit value to be loaded into swallow counter nf bit is loaded into the lsb of swallow counter .4 not used for the S3C830A .3 intif interrupt enable bit 0 disable intif interrupt 1 enable intif interrupt .2 intif interrupt pending bit 0 interrupt is not pending (when read) 0 clear pending bit (when write) 1 interrupt is pending (when read) .1 intce interrupt enable bit 0 disable intce interrupt requests at the ce pin 1 enable intce interrupt requests at the ce pin .0 intce interrupt pending bit 0 interrupt is not pending (when read) 0 clear pending bit (when write) 1 interrupt is pending (when read) note: if a system reset occurs during operation mode, the current value contained is retained. if a system reset occurs after power-on, the value is undef ined.
S3C830A/p830a contr ol register 4- 33 pllref ? pll reference frequency selection register f9 h set 1 , bank 0 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value (1) (1) (1) (2) (1) (1) (1) (1) read/write r r r r/w r/w r/w r/w r/w addressing mode register addressing mode only .7 pll frequency synthesizer locked/unlocked status flag 0 pll is currently in locked state 1 pll is currently in unlocked state .6 ce pin level status flag 0 ce pin is currently low level 1 ce pin is currently high level .5 if counter gate open/close status flag 0 gate is currently open 1 gate is currently close .4 power on flag (3) 0 clear power-on flag bit (when write) 1 power-on occurred (when read) .3 ? .0 reference frequency selection bits 0 0 0 0 1-khz signal 0 0 0 1 3-khz signal 0 0 1 0 5-khz signal 0 0 1 1 6.25-khz signal 0 1 0 0 9-khz signal 0 1 0 1 10-khz signal 0 1 1 0 12.5-khz signal 0 1 1 1 25-khz signal 1 0 0 0 50-khz signal 1 0 0 1 100-khz signal notes: 1. if a s ystem reset occurs during operation mode, the current value contained is retained. if a system reset occurs after power-on, the value is undefined. 2. if a system reset occurs during operation mode, the current value contained is retained. if a system reset occurs after power-on, the value is "1". 3. the pof bit is read initially to check whether or not power has been turned on.
control registers s 3c830a/p830a 4- 34 pp ? register page pointer dfh set 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7 ? .4 destination register page selection bits 0 0 0 0 destination: page 0 0 0 0 1 destination: page 1 0 0 1 0 destination: page 2 0 0 1 1 destination: page 3 0 1 0 0 destination: page 4 0 1 0 1 destination: page 5 0 1 1 0 destination: page 6 0 1 1 1 destination: page 7 .3 ? .0 source register page selection bits 0 0 0 0 source: page 0 0 0 0 1 source: page 1 0 0 1 0 source: page 2 0 0 1 1 source: page 3 0 1 0 0 source: page 4 0 1 0 1 source: page 5 0 1 1 0 source: page 6 0 1 1 1 source: page 7 note: in the S3C830A microcontroller, the internal register file is configured as eight pages (pages 0-7). the pages 0-6 are used for general purpose register file, and page 4 is used for lcd data register or general purpose registers.
S3C830A/p830a contr ol register 4- 35 rp0 ? register pointer 0 d6h set 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 1 1 0 0 0 ? ? ? read/write r/w r/w r/w r/w r/w ? ? ? addressing mode register addressing only .7 ? .3 register pointer 0 address value register pointer 0 can independently point to one of the 256 -byte working register areas in the register file. using the register pointers rp0 and rp1, you can select two 8-byte register slices at one time as active working register space. after a reset, rp0 points to address c0h in register set 1, selecting the 8-byte working register slice c0h ? c7h. .2 ? .0 not used for the S3C830A rp1 ? register pointer 1 d7h set 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 1 1 0 0 1 ? ? ? read/write r/w r/w r/w r/w r/w ? ? ? addressing mode register addressing only .7 ? .3 register pointer 1 address value register pointer 1 can independently point to one of the 256 -byte working register areas in the register file. using the register pointers rp0 and rp1, you can select two 8-byte register slices at one time as active working register space. after a reset, rp1 points to address c8h in register set 1, selecting the 8-byte working register slice c8h?cfh. .2 ? .0 not used for the S3C830A
control registers s 3c830a/p830a 4- 36 sio0con ? sio 0 control register e9 h set 1 , bank 0 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7 sio 0 shift clock selection bit 0 internal clock ( p.s clock) 1 external clock (sck0) .6 data direction control bit 0 msb-first mode 1 lsb-first mode .5 sio 0 mode selection bit 0 receive-only mode 1 transmit/receive mode . 4 shift clock edge selection bit 0 tx at falling edges, rx at rising edges 1 tx at rising edges, rx at falling edges .3 sio 0 counter clear and shift start bit 0 no action 1 clear 3-bit counter and start shifting .2 sio 0 shift operation enable bit 0 disable shifter and clock counter 1 enable shifter and clock counter .1 sio 0 interrupt enable bit 0 disable sio 0 interrupt 1 enable sio 0 interrupt .0 sio 0 interrupt pending bit 0 no interrupt pending 0 clear pending condition (when write) 1 interrupt is pending
S3C830A/p830a contr ol register 4- 37 sio1con ? sio 1 control register ec h set 1 , bank 0 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7 sio 1 shift clock selection bit 0 internal clock ( p.s clock) 1 external clock (sck1) .6 data direction control bit 0 msb-first mode 1 lsb-first mode .5 sio 1 mode selection bit 0 receive-only mode 1 transmit/receive mode . 4 shift clock edge selection bit 0 tx at falling edges, rx at rising edges 1 tx at rising edges, rx at falling edges .3 sio 1 counter clear and shift start bit 0 no action 1 clear 3-bit counter and start shifting .2 sio 1 shift operation enable bit 0 disable shifter and clock counter 1 enable shifter and clock counter .1 sio 1 interrupt enable bit 0 disable sio 1 interrupt 1 enable sio 1 interrupt .0 sio 1 interrupt pending bit 0 no interrupt pending 0 clear pending condition (when write) 1 interrupt is pending
control registers s 3c830a/p830a 4- 38 sph ? stack pointer (high byte ) d8h set 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value x x x x x x x x read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7 ? .0 stack pointer address (high byte) the high-byte stack pointer value is the upper eight bits of the 16-bit stack pointer address (sp15?sp8). the lower byte of the stack pointer value is located in register spl (d9h). the sp value is undefined following a reset. spl ? stack pointer (low byte ) d9h set 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value x x x x x x x x read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7 ? .0 stack pointer address (low byte) the low-byte stack pointer value is the lower eight bits of the 16-bit stack pointer address (sp7?sp0). the upper byte of the stack pointer value is located in register sph (d8h). the sp value is undefined following a reset.
S3C830A/p830a contr ol register 4- 39 stpcon ? stop control register f b h set 1 , bank 0 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7 ?.0 stop control bits 1 0 1 0 0 1 0 1 enable stop instruction other values disable stop instruction note: before execute the stop instruction, set this stpcon register as ?10100101b?. otherwise the stop instruction will not execute as well as reset will be generated.
control registers s 3c830a/p830a 4- 40 sym ? system mode register de h set 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 ? ? x x x 0 0 read/write r/w ? ? r/w r/w r/w r/w r/w addressing mode register addressing mode only .7 not used, but you must keep "0" .6? .5 not used for the S3C830A .4 ? .2 fast interrupt level selection bits ( 1 ) 0 0 0 irq0 0 0 1 irq1 0 1 0 irq2 0 1 1 irq3 1 0 0 irq4 1 0 1 irq5 1 1 0 irq6 1 1 1 irq7 .1 fast interrupt enable bit ( 2 ) 0 disable fast interrupt processing 1 enable fast interrupt processing .0 global interrupt enable bit ( 3 ) 0 disable all interrupt processing 1 enable all interrupt processing notes : 1 . you can select only one interrupt level at a time for fast interrupt proc essing. 2 . setting sym.1 to "1" enables fast interrupt processing for the interrupt level currently selected by sym.2 - sym.4. 3 . following a reset, you must enable global interrupt processing by executing an ei instruction (not by writing a "1" to sym.0).
S3C830A/p830a contr ol register 4- 41 t0con ? timer 0 control register e2 h set 1 , bank 0 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7?.5 timer 0 input clock selection bits 0 0 0 fxx/1024 0 0 1 fxx/256 0 1 0 fxx/64 0 1 1 fxx/8 1 0 0 fxx 1 0 1 external clock (t0clk) falling edge 1 1 0 external clock (t0clk) rising edge 1 1 1 counter stop .4 ?.3 timer 0 operating mode selection bits 0 0 interval mode 0 1 capture mode (capture on rising edge, counter running, ovf can occur) 1 0 capture mode (capture on falling edge, counter running, ovf can occur) 1 1 pwm mode (ovf & match interrupt can occur) .2 timer 0 counter clear bit (note) 0 no effect 1 clear the timer 0 counter (when write) .1 timer 0 match/capture interrupt enable bit 0 disable interrupt 1 enable interrupt .0 timer 0 overflow interrupt enable 0 disable overflow interrupt 1 enable overflow interrupt note: when you write a "1" to t0con.2, the timer 0 counter value is cleared to "00h". immediately following the write operation, the t0con.2 value is automatically cleared to "0".
control registers s 3c830a/p830a 4- 42 t1con ? timer 1 control register e5 h set 1 , bank 0 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7?.5 timer 1 input clock selection bits 0 0 0 fxx/256 0 0 1 fxx/64 0 1 0 fxx/8 0 1 1 fxx 1 1 1 external clock (t1clk) input . 4 not used for the S3C830A .3 timer 1 counter clear bit (note) 0 no effect 1 clear the timer 1 counter (when write) .2 timer 1 counter enable bit 0 disable counting operation 1 enable counting operation .1 timer 1 interrupt enable bit 0 disable timer 1 interrupt 1 enable timer 1 interrupt .0 timer 1 interrupt pending bit 0 no timer 1 interrupt pending (when read) 0 clear timer 1 interrupt pending condition (when write) 1 t1 interrupt is pending note: when you write a "1" to t1con.3, the timer 1 counter value is cleared to "00h?. immediately following the write operation, the t1con.3 value is automatically cleared to "0".
S3C830A/p830a contr ol register 4- 43 t 2 con ? timer 2 control register fe h set 1 , bank 1 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write r/w r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only .7?.5 timer 2 input clock selection bits 0 0 0 fxx/256 0 0 1 fxx/64 0 1 0 fxx/8 0 1 1 fxx 1 1 1 external clock (t2clk) input .4 not used for the S3C830A .3 timer 2 counter clear bit (note) 0 no effect 1 clear the timer 2 counter (when write) . 2 timer 2 counter enable bit 0 disable counting operation 1 enable counting operation .1 timer 2 interrupt enable bit 0 disable timer 2 interrupt 1 enable timer 2 interrupt .0 timer 2 interrupt pending bit 0 no timer 2 interrupt pending (when read) 0 clear timer 2 interrupt pending bit (when write) 1 t2 interrupt is pending note: when you write a "1" to t2con.3, the timer 2 counter value is cleared to "00h". immediately following the write operation, the t2con.3 value is automatically clea red to "0".
control registers s 3c830a/p830a 4- 44 wt con ? watch timer control register e8 h set 1 , bank 0 bit identifier .7 .6 .5 .4 .3 .2 .1 .0 reset reset value 0 0 0 0 0 0 0 0 read/write ? r/w r/w r/w r/w r/w r/w r/w addressing mode register addressing mode only . 7 not used for the S3C830A . 6 watch timer enable bit 0 disable watch timer; clear frequency dividing circuits 1 enable watch timer .5? .4 buzzer signal selection bits (at 4.5 mhz) 0 0 1 khz buzzer (buz) signal output 0 1 1.5 khz buzzer (buz) signal output 1 0 3 khz buzzer (buz) signal output 1 1 6 khz buzzer (buz) signal output .3 ?.2 watch timer speed selection bits (at 4.5 mhz) 0 0 1.0 s interval 0 1 0.5 s interval 1 1 50 ms interval .1 watch timer interrupt enable bit 0 disable watch timer interrupt 1 enable watch timer interrupt .0 watch timer interrupt pending bit 0 interrupt is not pending (when read) 1 clear pending bit (when write) 1 interrupt is pending (when read)
S3C830A/p830a interrupt structure 5 - 1 5 interrupt structure overview the s3c8-series interrupt structure has three basic components: levels, vectors, and sources. the sam88rc cpu recognizes up to eight interrupt levels and supports up to 128 interrupt vectors. when a specific interrupt level has more than one vec t or address, the vector priorities are established in hardware . a vector address can be assigned to one or more sources. levels interrupt levels are the main unit for interrupt priority assignment and recognition. all peripherals and i/o blocks can issue interrupt requests. in other words, peripheral and i/o operations are interrupt-driven. there are eight possible interrupt levels: irq0?irq7, also called level 0 ? level 7. each interrupt level directly corresponds to an interrupt request number ( irqn). the total number of interrupt levels used in the interrupt structure varies fr om device to device. the S3C830A interrupt structure recognizes eight interrupt levels. the interrupt level numbers 0 through 7 do not necessarily indicate the relative priority of the levels. they are just identifiers for the interrupt levels that are recognized by the cpu. the relative priority of different interrupt levels is determined by settings in the interrupt priority register, ipr. interrupt group and subgroup logic controlled by ipr settings lets you define more complex priority relationships between different levels. vectors each interrupt level can have one or more interrupt vectors, or it may have no vector address assigned at all. the maximum number of vectors that can be supported for a given level is 128 (the actual number of vectors used for s3c8 -series devices is always much smaller) . if an interrupt level has more than one vector address, the vector priorities are set in hardware. S3C830A uses seventeen vectors . sources a source is any peripheral that generates an interrupt. a source can be an external pin or a counter overflow . each vector can have several interrupt sources. in the S3C830A interrupt structure, there are seventeen possible interrupt sources. when a service routine starts, the respective pending bit should be either cleared automatically by hardware or cleared "manually" by program software. the characteristics of the source's pending mechanism determine which method would be used to clear its respective pending bit.
interrupt structure S3C830A/p830a 5- 2 interrupt types the three components of the s3c8 interrupt structure described before ? levels, vectors, and sources ? are combined to determine the interrupt structure of an individual device and to make full use of its available interrupt logic. there are three possible combinations of interrupt structure components, called interrupt types 1, 2, and 3. the types differ in the number of vectors and interrupt sources assigned to each level (see figure 5-1): type 1: one l evel ( irqn) + one vector (v 1 ) + one source (s 1 ) type 2: one level ( irqn) + one vector (v 1 ) + multiple sources (s 1 ? s n ) type 3: one level ( irqn) + multiple vectors (v 1 ? v n ) + multiple sources (s 1 ? s n , s n+1 ? s n+m ) in the S3C830A microcontroller, two interrupt types are implemented. vectors sources levels s 1 v 1 s 2 type 2: irqn s 3 s n v 1 s 1 v 2 s 2 type 3: irqn v 3 s 3 v 1 s 1 type 1: irqn v n s n + 1 s n s n + 2 s n + m notes: 1. the number of s n and v n value is expandable. 2. in the S3C830A implementation, interrupt types 1 and 3 are used. figure 5-1. s 3c8 -series interrupt types
S3C830A/p830a interrupt structure 5 - 3 S3C830A interrupt structure the S3C830A microcontroller supports seventeen interrupt sources. all seventeen of the interrupt source s ha ve a corresponding interrupt vector address. eight interrupt levels are recognized by the cpu in this device-specific interrupt structure, as shown in figure 5-2. when multiple interrupt levels are active, the interrupt priority register (ipr) determines the order in which contending interrupts are to be serviced. if multiple interrupts occur within the same interrupt level, the interrupt with the lowest vector address is usually processed first (the relative priorities of multiple interrupts within a single level are fixed in hardware) . when the cpu grants an interrupt request, interrupt processing starts . all other interrupts are disabled and the program counter value and status flags are pushed to stack. the starting address of the service routine is fetched from the appropriate vector address (plus the next 8-bit value to concatenate the full 16-bit address) and the service routine is executed. vectors sources levels reset/clear irq2 e8h sio1 interrupt eah sio0 interrupt timer 2 match e4h timer 1 match e6h irq1 s/w watch timer f2h irq3 e0h timer 0 match/capture irq0 e2h timer 0 overflow s/w h/w,s/w s/w s/w s/w s/w notes: 1. within a given interrupt level, the low vector address has high priority. for example, e0h has higher priority than e2h within the level irq0. the priorities within each level are set at the factory. 2. external interrupts are triggered by a rising or falling edge, depending on the corresponding control register setting. p1.0 external interrupt p1.1 external interrupt p1.2 external interrupt p1.3 external interrupt irq4 d0h d2h d4h d6h p1.4 external interrupt p1.5 external interrupt p1.6 external interrupt p1.7 external interrupt irq5 d8h dah dch deh s/w s/w s/w s/w s/w s/w s/w s/w basic timer overflow 100h reset h/w ce interrupt c0h irq6 s/w if interrupt c2h irq7 s/w figure 5-2. S3C830A interrupt structure
interrupt structure S3C830A/p830a 5- 4 interrupt vector addresses all interrupt vector addresses for the S3C830A interrupt structure are stored in the vector address area of the first 256 bytes of the program memory (rom). you can allocate unused locations in the vector address area as normal program memory. if you do so, please be careful not to overwrite any of the stored vector addresses (table 5-1 lists all vector addresses) . the program reset address in the rom is 0100h. 49,151 0 (decimal) 255 48k-byte program memory area 00h 100h ffh bfffh (hex) reset address interrupt vector address area figure 5-3. rom vector address area
S3C830A/p830a interrupt structure 5 - 5 table 5-1. i nterrupt vectors vector address interrupt source request reset/clear decimal value hex value interrupt level priority in level h/w s/w 256 100h basic timer overflow reset ? ? 226 e2 h timer 0 overflow irq0 1 ? ? 224 e0 h timer 0 match/capture 0 ? 230 e6 h timer 1 match irq1 1 ? 228 e4 h timer 2 match 0 ? 234 eah sio0 interrupt irq 2 1 ? 232 e8h sio1 interrupt 0 ? 242 f2h watch timer irq3 ? ? 214 d6h p1.3 external interrupt irq 4 3 ? 212 d4h p1.2 external interrupt 2 ? 210 d2h p1.1 external interrupt 1 ? 208 d0h p1.0 external interrupt 0 ? 222 deh p1.7 external interrupt irq5 3 ? 220 dch p1.6 external interrupt 2 ? 218 dah p1.5 external interrupt 1 ? 216 d8h p1.4 external interrupt 0 ? 192 c0h ce interrupt irq6 ? ? 194 c2h if interrupt irq7 ? ? notes: 1. interrupt priorities are identified in inverse order: " 0 " is the highest priority, " 1 " is the next highest, and so on. 2. if two or more interrupts within the same level contend, the interrupt with the lowest vector address usually has priority over one with a higher vector address. the priorities within a given level are fixed in hardware.
interrupt structure S3C830A/p830a 5- 6 enable/disable interrupt instructions (ei, di ) executing the enable interrupts (ei) instruction globally enables the interrupt structure. all interrupts are then serviced as they occur according to the established priorities. note the system initialization routine executed after a reset must always contain an ei instruction to globally enable the interrupt structure. during the normal operation, you can execute the di (disable interrupt) instruction at any time to globally disable interrupt processing. the ei and di instructions change the value of bit 0 in the sym register. system-level interrupt control registers in addition to the control registers for specific interrupt sources, four system-level registers control interrupt processing: ? the interrupt mask register, imr, enables ( un-masks) or disables (masks) interrupt levels. ? the interrupt priority register, ipr, controls the relative priorities of interrupt levels. ? the in terrupt request register, irq, contains interrupt pending flags for each interrupt level (as opposed to each interrupt source). ? the system mode register, sym, enables or disables global interrupt processing (sym settings also enable fast interrupts and control the activity of external interface, if implemented) . table 5-2. interrupt control register overview control register id r/w function description interrupt mask register imr r/w bit settings in the imr register enable or disable interrupt processing for each of the eight interrupt levels: irq0?irq7. interrupt priority register ipr r/w controls the relative processing priorities of the interrupt levels. the eight levels of S3C830A are organized into three groups: a, b, and c. group a is irq0 and irq1, group b is irq2, irq3 and irq4, and group c is irq5 , irq6 , and irq7 . interrupt request register irq r this register contains a request pending bit for each interrupt level. system mode register sym r/w this register enable s/ disable s fast interrupt processing, and d yna mic global interrupt processing. note: before imr register is changed to any value, all interrupts must be disable. using di instruction is recommended.
S3C830A/p830a interrupt structure 5 - 7 interrupt processing control points interrupt processing can therefore be controlled in two ways: globally or by specific interrupt level and source. t he system-level control points in the interr upt structure are : ? global interrupt enable and disable (by ei and di instructions or by direct manipulation of sym.0 ) ? interrupt level enab le/disable settings (imr register) ? interrupt level priority settings (ipr register) ? interrupt source enable/disable settings in the corresponding peripheral control registers note when writing an application program that handles interrupt processing, be sure to include the necessary register file address (register pointer) information. interrupt request register (read-only) irq0-irq7, interrupts interrupt mask register polling cycle interrupt priority register global interrupt control (ei, di or sym.0 manipulation) s r q reset ei vector interrupt cycle figure 5-4. interrupt function diagram
interrupt structure S3C830A/p830a 5- 8 peripheral interrupt control registers for each interrupt source there is one or more corresponding peripheral control registers that let you control the interrupt generated by the related peripheral (see table 5-3). table 5-3. interrupt source control and data registers interrupt source interrupt level register(s) location(s) in set 1 timer 0 overflow timer 0 match/capture irq0 t0con t0cnt t0data intpnd e2h, bank 0 e0h, bank 0 e1h, bank 0 e6h, bank 0 timer 1 match irq1 t1con t1cnt t1data e5h, bank 0 e3h, bank 0 e4h, bank0 timer 2 match t2con t2cnth, t2cntl t2datah, t2datal feh, bank 1 fah, fbh, bank 1 fch, fdh, bank 1 sio0 interrupt sio1 interrupt irq2 sio0con sio0data sio0ps sio1con sio1data sio1ps e9h, bank 0 eah, bank 0 ebh, bank 0 ech, bank 0 edh, bank 0 eeh, bank 0 watch timer irq3 wtcon e8h, bank 0 p1.3 external interrupt p1.2 external interrupt p1.1 external interrupt p1.0 external interrupt irq4 p1conl p1int p1pnd e5h, bank 1 e6h, bank 1 e7h, bank 1 p1.7 external interrupt p1.6 external interrupt p1.5 external interrupt p1.4 external interrupt irq5 p1conh p1int p1pnd e4h, bank 1 e6h, bank 1 e7h, bank 1 ce interrupt irq6 pllmod pllref plld1, plld0 f8h, bank 0 f9h, bank 0 f6h, f7h, bank 0 if interrupt irq7 ifmod ifcnt1, ifcnt0 pllmod pllref f3h, bank 0 f4h, f5h, bank 0 f8h, bank 0 f9h, bank 0
S3C830A/p830a interrupt structure 5 - 9 system mode register (sym ) the system mode register, sym (set 1, deh), is used to globally enable and disable interrupt processing and to control fast interrupt processing (see figure 5-5). a reset clears sym.1, and sym.0 to "0". the 3-bit value for fast interrupt level selection, sym.4?sym.2, is undetermined. the instructions ei and di enable and disable global interrupt processing, respectively, by modifying the bit 0 value of the sym register. i n order to enable interrupt processing a n enable interrupt (ei) instruction must be included in the initialization routine, which follows a reset operation. although you can manipulate sym.0 directly to enable and disable interrupts during the normal operation, it is recommended to use the ei and di instructions for this purpose. system mode register (sym) deh, set 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb global interrupt enable bit: 0 = disable all interrupts processing 1 = enable all interrupts processing fast interrupt enable bit: 0 = disable fast interrupts processing 1 = enable fast interrupts processing fast interrupt level selection bits: 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 irq0 irq1 irq2 irq3 irq4 irq5 irq6 irq7 not used for the S3C830A always logic "0" figure 5-5. system mode register (sym )
interrupt structure S3C830A/p830a 5- 10 interrupt mask register (imr ) the interrupt mask register, imr (set 1, ddh) is used to enable or disable interrupt processing for individual interrupt levels. after a reset, all imr bit values are undetermined and must therefore be written to their required settings by the initialization routine. each imr bit corresponds to a specific interrupt level: bit 1 to irq1, bit 2 to irq2, and so on. when the imr bit of an interrupt level is cleared to "0", interrupt processing for that level is disabled (masked). when you set a level's imr bit to "1", interrupt processing for the level is enabled (not masked). the imr register is mapped to register location ddh in set 1. bit values can be read and written by instructions using the register addressing mode. interrupt mask register (imr) ddh, set 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb irq1 irq2 irq4 irq5 irq6 irq7 irq0 interrupt level enable bits 0 = disable (mask) interrupt level 1 = enable (un-mask) interrupt level irq3 note: before imr register is changed to any value, all interrupts must be disable. using di instruction is recommended. figure 5-6. interrupt mask register (imr )
S3C830A/p830a interrupt structure 5 - 11 interrupt priority register (ipr ) the interrupt priority register, ipr (set 1, bank 0, ffh), is used to set the relative priorities of the interrupt levels in the microcontroller?s interrupt structure. after a reset, all ipr bit values are undetermined and must therefore be written to their required settings by the initialization routine. when more than one interrupt source s are active, the source with the highest priority level is serviced first. if two sources belong to the same interrupt level, the source with the lowe r vector address usually has the priority (this priority is fixed in hardware) . to support programming of the relative interrupt level priorities, they are organized into groups and subgroups by the interrupt logic. please note that these groups (and subgroups) are used only by ipr logic for the ipr register priority definitions (see figure 5-7): group a irq0, irq1 group b irq 2, irq3, irq3 group c irq5, irq6 , irq7 ipr group b ipr group c irq2 b1 irq4 b2 irq3 b22 b21 irq5 c1 irq7 c2 irq6 c22 c21 ipr group a irq1 a2 irq0 a1 figure 5-7. interrupt request priority groups as you can see in figure 5-8, ipr.7, ipr.4, and ipr.1 control the relative priority of interrupt groups a, b, and c. for example, the setting " 001b " for these bits would select the group relationship b > c > a . t he setting " 101b " would select the relationship c > b > a. the functions of the other ipr bit settings are as follows: ? ipr.5 controls the relative priorities of group c interrupt s. ? interrupt group c includes a subgroup that has an additional priority relationship among the interrupt levels 5 , 6 , and 7 . ipr. 6 defines the subgroup c relationship . ipr. 5 controls the interrupt group c . ? ipr.0 controls the relative priority setting of irq0 and irq1 interrupts.
interrupt structure S3C830A/p830a 5- 12 interrupt priority register (ipr) ffh, set 1, bank 0, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb group a 0 = irq0 > irq1 1 = irq1 > irq0 subgroup b 0 = irq3 > irq4 1 = irq4 > irq3 group c 0 = irq5 > (irq6, irq7) 1 = (irq6, irq7) > irq5 subgroup c 0 = irq6 > irq7 1 = irq7 > irq6 group b 0 = irq2 > (irq3, irq4) 1 = (irq3, irq4) > irq2 group priority: 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 = undefined = b > c > a = a > b > c = b > a > c = c > a > b = c > b > a = a > c > b = undefined d7 d4 d1 figure 5-8. interrupt priority register (ipr )
S3C830A/p830a interrupt structure 5 - 13 interrupt request register (irq ) you can poll bit values in the interrupt request register, irq (set 1, dch), to monitor interrupt request status for all levels in the microcontroller?s interrupt structure. each bit corresponds to the interrupt level of the same number: bit 0 to irq0, bit 1 to irq1, and so on. a "0" indicates that no interrupt request is currently being issued for that level . a "1" indicates that an interrupt request has been generated for that level. irq bit values are read-only addressable using register addressing mode. you can read (test) the contents of the irq register at any time using bit or byte addressing to determine the current interrupt request status of specific interrupt levels. after a reset, all irq status bits are cleared to ?0?. you can poll irq register values even if a di instruction has been executed (that is, if global interrupt processing is disabled). if an interrupt occurs while the interrupt structure is disabled, the cpu will not service it. you can, however, still detect the interrupt request by polling the irq register. in this way, you can determine which events occurred while the interrupt structure was globally disabled. interrupt request register (irq) dch, set 1, read-only .7 .6 .5 .4 .3 .2 .1 .0 msb lsb irq1 irq2 irq3 irq4 irq5 irq6 irq7 irq0 interrupt level request pending bits: 0 = interrupt level is not pending 1 = interrupt level is pending figure 5-9. interrupt request register (irq )
interrupt structure S3C830A/p830a 5- 14 interrupt pending function types overview there are two types of interrupt pending bits: o ne type that is automatically cleared by hardware after the interrupt service routine is acknowledged and executed; the other that must be cleared in the interrupt service routine. pending bits cleared automatically by hardware for interrupt pending bits that are cleared automatically by hardware, interrupt logic sets the corresponding pending bit to "1" when a request occurs. it then issues an irq pulse to inform the cpu that an interrupt is waiting to be serviced. the cpu acknowledges the interrupt source by sending an iack, executes the service routine, and clears the pending bit to "0". this type of pending bit is not mapped and cannot, therefore, be read or written by application software. in the S3C830A interrupt structure, the timer 0 overflow interrupt (irq0 ) belongs to this category of interrupts in which pending condition is cleared automatically by hardware. pending bits cleared by the service routine the second type of pending bit is the one that should be cleared by program software. the service routine must clear the appropriate pending bit before a return-from-interrupt subroutine (iret) occurs. to do this, a "0" must be written to the corresponding pending bit location in the source?s mode or control register.
S3C830A/p830a interrupt structure 5 - 15 interrupt source polling sequence the interrupt request polling and servicing sequence is as follows: 1. a source generates an interrupt request by setting the interrupt request bit to "1". 2. the cpu polling procedure identifies a pending condition for that source. 3. the cpu checks the source's interrupt level. 4. the cpu generates an interrupt acknowledge signal. 5. interrupt logic determines the interrupt's vector address. 6. the service routine starts and the source's pending bit is cleared to "0" (by hardware or by software). 7. the cpu continues polling for interrupt requests. interrupt service routines before an interrupt request is serviced, the following conditions must be met: ? interrupt processing must be globally enabled (ei, sym.0 = "1") ? the interrupt level must be enabled (imr register) ? the interrupt level must have the highest priority if more than one level s are currently requesting service ? the interrupt must be enabled at the interrupt's source (peripheral control register) when all the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. the cpu then initiates an interrupt machine cycle that completes the following processing sequence: 1. reset (clear to "0") the interrupt enable bit in the sym register (sym.0) to disable all subsequent interrupts. 2. save the program counter (pc) and status flags to the system stack. 3. branch to the interrupt vector to fetch the address of the service routine. 4. pass control to the interrupt service routine. when the interrupt service routine is completed, the cpu issues an interrupt return (iret). the iret restores the pc and status flags , set ting sym.0 to "1" . it allows the cpu to process the next interrupt request.
interrupt structure S3C830A/p830a 5- 16 generating interrupt vector addresses the interrupt vector area in the rom (00h?ffh) contains the addresses of interrupt service routines that correspond to each level in the interrupt structure. vectored interrupt processing follows this sequence: 1. push the program counter's low-byte value to the stack. 2. push the program counter's high-byte value to the stack. 3. push the flag registe r values to the stack. 4. fetch the service routine's high-byte address from the vector location. 5. fetch the service routine's low-byte address from the vector location. 6. branch to the service routine specified by the concatenated 16-bit vector address. note a 16-bit vector address always begins at an even-numbered rom address within the range of 00h?ffh. nesting of vectored interrupts it is possible to nest a higher-priority interrupt request while a lower-priority request is being serviced. to do this, you must follow these steps: 1. push the current 8-bit interrupt mask register (imr) value to the stack (push imr). 2. load the imr register with a new mask value that enables only the higher priority interrupt. 3. execute an ei instruction to enable interrupt processing (a higher priority interrupt will be processed if it occurs). 4. when the lower-priority interrupt service routine ends, restore the imr to its original value by returning the previous mask value from the stack (pop imr). 5. execute an i ret. depending on the application, you may be able to simplify the procedure above to some extent. instruction pointer (ip ) the instruction pointer (ip) is adopted by all the s3c8 -series microcontrollers to control the optional high-speed interrupt processing feature called fast interrupts . the ip consists of register pair dah and dbh. the names of ip register s are iph (high byte, ip15?ip8) and ipl (low byte, ip7?ip0). fast interrupt processing the feature called fast interrupt processing allows an interrupt within a given level to be completed in approxim ately 6 clock cycles rather than the usual 16 clock cycles. to select a specific interrupt level for fast interrupt processing, you write the appropriate 3-bit value to sym.4?sym.2. then, to enable fast interrupt processing for the selected level, you set sym.1 to ?1?.
S3C830A/p830a interrupt structure 5 - 17 fast interrupt processing ( continued) two other system registers support fast interrupt processing: ? the instruction pointer (ip) contains the starting address of the service routine (and i s later used to swap the program counter values), and ? when a fast interrupt occurs, the contents of the flags register is stored in an unmapped, dedicated register called flags' ( " flags prime " ). note for the S3C830A microcontroller, the service routine for any one of the eight interrupt levels: irq0? irq7 , can be selected for fast interrupt processing. procedure for initiating fast interrupts to initiate fast interrupt processing, follow these steps: 1. load the start address of the service routine into t he instruction pointer (ip). 2. load the interrupt level number ( irqn) into the fast interrupt selection field (sym.4?sym.2) 3. write a "1" to the fast interrupt enable bit in the sym register. fast interrupt service routine when an interrupt occurs in the level selected for fast interrupt processing, the following events occur: 1. the contents of the instruction pointer and the pc are swapped. 2. the flag register values are written to the flags' ( ?flags prime?) register. 3. the fast interrupt status bit i n the flags register is set. 4. the interrupt is serviced. 5. assuming that the fast interrupt status bit is set, when the fast interrupt service routine ends, the instruction pointer and pc values are swapped back. 6. the content of flags' ( " flags prime " ) is copied automatically back to the flags register. 7. the fast interrupt status bit in flags is cleared automatically. relationship to interrupt pending bit types as described previously, there are two types of interrupt pending bits: one type that is automatically cleared by hardware after the interrupt service routine is acknowledged and executed ; the other that must be cleared by the application program's interrupt service routine. you can select fast interrupt processing for interrupts with either type of pending condition clear function ? by hardware or by software. programming guidelines remember that the only way to enable/disable a fast interrupt is to set/clear the fast interrupt enable bit in the sym register, sym.1. executing an ei or di instruction globally enables or disables all interrupt processing, including fast interrupts. if you use fast interrupts, remember to load the ip with a new start address when the fast interrupt service routine ends.
interrupt structure S3C830A/p830a 5- 18 notes
S3C830A/p830a instruction set 6- 1 6 instruction set overview the sam88rc instruction set is specifically designed to support the large register files that are typical of most sam8 microcontrollers. there are 78 instructions. the powerful data manipulation capabilities and features of the instruction set include: ? a full complement of 8-bit arithmetic and logic operations, including multiply and divide ? no special i/o instructions (i/o control/data registers are mapped directly into the register file) ? decimal adjustment included in binary-coded decimal (bcd) operations ? 16-bit (word) data can be incremented and decremented ? flexible instructions for bit addressing, rotate, and shift operations data types the sam8 cpu performs operations on bits, bytes, bcd digits, and two-byte words. bits in the register file can be set, cleared, complemented, and tested. bits within a byte are numbered from 7 to 0, where bit 0 is the least significant (right-most) bit. register addressing to access an individual register, an 8-bit address in the range 0-255 or the 4-bit address of a working register is specified. paired registers can be used to construct 16-bit data or 16-bit program memory or data memory addresses. for detailed information about register addressing, please refer to section 2, "address spaces." addressing modes there are seven explicit addressing modes: register (r), indirect register (ir), indexed (x), direct (da), relative (ra), immediate (im), and indirect (ia). for detailed descriptions of these addressing modes, please refer to section 3, "addressing modes."
instruction set S3C830A/ p830a 6- 2 table 6-1. instruction group summary mnemonic operands instruction load instructions clr dst clear ld dst,src load ldb dst,src load bit lde dst,src load external data memory ldc dst,src load program memory lded dst,src load external data memory and decrement ldcd dst,src load program memory and decrement ldei dst,src load external data memory and increment ldci dst,src load program memory and increment ldepd dst,src load external data memory with pre-decrement ldcpd dst,src load program memory with pre-decrement ldepi dst,src load external data memory with pre-increment ldcpi dst,src load program memory with pre-increment ldw dst,src load word pop dst pop from stack popud dst,src pop user stack (decrementing) popui dst,src pop user stack (incrementing) push src push to stack pushud dst,src push user stack (decrementing) pushui dst,src push user stack (incrementing)
S3C830A/p830a instruction set 6- 3 table 6-1. instruction group summary (continued) mnemonic operands instruction arithmetic instructions adc dst,src add with carry add dst,src add cp dst,src compare da dst decimal adjust dec dst decrement decw dst decrement word div dst,src divide inc dst increment incw dst increment word mult dst,src multiply sbc dst,src subtract with carry sub dst,src subtract logic instructions and dst,src logical and com dst complement or dst,src logical or xor dst,src logical exclusive or
instruction set S3C830A/ p830a 6- 4 table 6-1. instruction group summary (continued) mnemonic operands instruction program control instructions btjrf dst,src bit test and jump relative on false btjrt dst,src bit test and jump relative on true call dst call procedure cpije dst,src compare, increment and jump on equal cpijne dst,src compare, increment and jump on non-equal djnz r,dst decrement register and jump on non-zero enter enter exit exit iret interrupt return jp cc,dst jump on condition code jp dst jump unconditional jr cc,dst jump relative on condition code next next ret return wfi wait for interrupt bit manipulation instructions band dst,src bit and bcp dst,src bit compare bitc dst bit complement bitr dst bit reset bits dst bit set bor dst,src bit or bxor dst,src bit xor tcm dst,src test complement under mask tm dst,src test under mask
S3C830A/p830a instruction set 6- 5 table 6-1. instruction group summary (concluded) mnemonic operands instruction rotate and shift instructions rl dst rotate left rlc dst rotate left through carry rr dst rotate right rrc dst rotate right through carry sra dst shift right arithmetic swap dst swap nibbles cpu control instructions ccf complement carry flag di disable interrupts ei enable interrupts idle enter idle mode nop no operation rcf reset carry flag sb0 set bank 0 sb1 set bank 1 scf set carry flag srp src set register pointers srp0 src set register pointer 0 srp1 src set register pointer 1 stop enter stop mode
instruction set S3C830A/ p830a 6- 6 flags register (flags) the flags register flags contains eight bits that describe the current status of cpu operations. four of these bits, flags.7?flags.4, can be tested and used with conditional jump instructions; two others flags.3 and flags.2 are used for bcd arithmetic. the flags register also contains a bit to indicate the status of fast interrupt processing (flags.1) and a bank address status bit (flags.0) to indicate whether bank 0 or bank 1 is currently being addressed. flags register can be set or reset by instructions as long as its outcome does not affect the flags, such as, load instruction. logical and arithmetic instructions such as, and, or, xor, add, and sub can affect the flags register. for example, the and instruction updates the zero, sign and overflow flags based on the outcome of the and instruction. if the and instruction uses the flags register as the destination, then simultaneously, two write will occur to the flags register producing an unpredictable result. system flags register (flags) d5h, set 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb bank address status flag (ba) fast interrupt status flag (fs) half-carry flag (h) decimal adjust flag (d) carry flag (c) zero flag (z) sign flag (s) overflow flag (v) figure 6-1. system flags register (flags)
S3C830A/p830a instruction set 6- 7 flag descriptions c carry fl ag (flags.7) the c flag is set to "1" if the result from an arithmetic operation generates a carry-out from or a borrow to the bit 7 position (msb). after rotate and shift operations, it contains the last value shifted out of the specified register. program instructions can set, clear, or complement the carry flag. z zero flag (flags.6) for arithmetic and logic operations, the z flag is set to "1" if the result of the operation is zero. for operations that test register bits, and for shift and rotate operations, the z flag is set to "1" if the result is logic zero. s sign flag (flags.5) following arithmetic, logic, rotate, or shift operations, the sign bit identifies the state of the msb of the result. a logic zero indicates a positive number and a logic one indicates a negative number. v overflow flag (flags.4) the v flag is set to "1" when the result of a two's-complement operation is greater than + 127 or less than ? 128. it is also cleared to "0" following logic operations. d decimal adjust flag (flags.3) the da bit is used to specify what type of instruction was executed last during bcd operations, so that a subsequent decimal adjust operation can execute correctly. the da bit is not usually accessed by programmers, and cannot be used as a test condition. h half-carry flag (flags.2) the h bit is set to "1" whenever an addition generates a carry-out of bit 3, or when a subtraction borrows out of bit 4. it is used by the decimal adjust (da) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (bcd) result. the h flag is seldom accessed directly by a program. fis fast interrupt status flag (flags.1) the fis bit is set during a fast interrupt cycle and reset during the iret following interrupt servicing. when set, it inhibits all interrupts and causes the fast interrupt return to be executed when the iret instruction is executed. ba bank address flag (flags.0) the ba flag indicates which register bank in the set 1 area of the internal register file is currently selected, bank 0 or bank 1. the ba flag is cleared to "0" (select bank 0) when you execute the sb0 instruction and is set to "1" (select bank 1) when you execute the sb1 instruction.
instruction set S3C830A/ p830a 6- 8 instruction set notation table 6-2. flag notation conventions flag description c carry flag z zero flag s sign flag v overflow flag d decimal-adjust flag h half-carry flag 0 cleared to logic zero 1 set to logic one * set or cleared according to operation ? value is unaffected x value is undefined table 6-3. instruction set symbols symbol description dst destination operand src source operand @ indirect register address prefix pc program counter ip instruction pointer flags flags register (d5h) rp register pointer # immediate operand or register address prefix h hexadecimal number suffix d decimal number suffix b binary number suffix opc opcode
S3C830A/p830a instruction set 6- 9 table 6-4. instruction notation conventions notation description actual operand range cc condition code see list of condition codes in table 6-6. r working register only rn (n = 0?15) rb bit (b) of working register rn.b (n = 0?15, b = 0?7) r0 bit 0 (lsb) of working register rn (n = 0?15) rr working register pair rrp (p = 0, 2, 4, ..., 14) r register or working register reg or rn (reg = 0?255, n = 0?15) rb bit 'b' of register or working register reg.b (reg = 0?255, b = 0?7) rr register pair or working register pair reg or rrp (reg = 0?254, even number only, where p = 0, 2, ..., 14) ia indirect addressing mode addr (addr = 0?254, even number only) ir indirect working register only @rn (n = 0?15) ir indirect register or indirect working register @rn or @reg (reg = 0?255, n = 0?15) irr indirect working register pair only @rrp (p = 0, 2, ..., 14) irr indirect register pair or indirect working register pair @rrp or @reg (reg = 0?254, even only, where p = 0, 2, ..., 14) x indexed addressing mode #reg [rn] (reg = 0?255, n = 0?15) xs indexed (short offset) addressing mode #addr [rrp] (addr = range ?128 to +127, where p = 0, 2, ..., 14) xl indexed (long offset) addressing mode #addr [rrp] (addr = range 0?65535, where p = 0, 2, ..., 14) da direct addressing mode addr (addr = range 0?65535) ra relative addressing mode addr (addr = number in the range +127 to ?128 that is an offset relative to the address of the next instruction) im immediate addressing mode #data (data = 0?255) iml immediate (long) addressing mode #data (data = range 0?65535)
instruction set S3C830A/ p830a 6- 10 table 6-5. opcode quick reference opcode map lower nibble (hex) ? 0 1 2 3 4 5 6 7 u 0 dec r1 dec ir1 add r1,r2 add r1,ir2 add r2,r1 add ir2,r1 add r1,im bor r0?rb p 1 rlc r1 rlc ir1 adc r1,r2 adc r1,ir2 adc r2,r1 adc ir2,r1 adc r1,im bcp r1.b, r2 p 2 inc r1 inc ir1 sub r1,r2 sub r1,ir2 sub r2,r1 sub ir2,r1 sub r1,im bxor r0?rb e 3 jp irr1 srp/0/1 im sbc r1,r2 sbc r1,ir2 sbc r2,r1 sbc ir2,r1 sbc r1,im btjr r2.b, ra r 4 da r1 da ir1 or r1,r2 or r1,ir2 or r2,r1 or ir2,r1 or r1,im ldb r0?rb 5 pop r1 pop ir1 and r1,r2 and r1,ir2 and r2,r1 and ir2,r1 and r1,im bitc r1.b n 6 com r1 com ir1 tcm r1,r2 tcm r1,ir2 tcm r2,r1 tcm ir2,r1 tcm r1,im band r0?rb i 7 push r2 push ir2 tm r1,r2 tm r1,ir2 tm r2,r1 tm ir2,r1 tm r1,im bit r1.b b 8 decw rr1 decw ir1 pushud ir1,r2 pushui ir1,r2 mult r2,rr1 mult ir2,rr1 mult im,rr1 ld r1, x, r2 b 9 rl r1 rl ir1 popud ir2,r1 popui ir2,r1 div r2,rr1 div ir2,rr1 div im,rr1 ld r2, x, r1 l a incw rr1 incw ir1 cp r1,r2 cp r1,ir2 cp r2,r1 cp ir2,r1 cp r1,im ldc r1, irr2, xl e b clr r1 clr ir1 xor r1,r2 xor r1,ir2 xor r2,r1 xor ir2,r1 xor r1,im ldc r2, irr2, xl c rrc r1 rrc ir1 cpije ir,r2,ra ldc r1,irr2 ldw rr2,rr1 ldw ir2,rr1 ldw rr1,iml ld r1, ir2 h d sra r1 sra ir1 cpijne irr,r2,ra ldc r2,irr1 call ia1 ld ir1,im ld ir1, r2 e e rr r1 rr ir1 ldcd r1,irr2 ldci r1,irr2 ld r2,r1 ld r2,ir1 ld r1,im ldc r1, irr2, xs x f swap r1 swap ir1 ldcpd r2,irr1 ldcpi r2,irr1 call irr1 ld ir2,r1 call da1 ldc r2, irr1, xs
S3C830A/p830a instruction set 6- 11 table 6-5. opcode quick reference (continued) opcode map lower nibble (hex) ? 8 9 a b c d e f u 0 ld r1,r2 ld r2,r1 djnz r1,ra jr cc,ra ld r1,im jp cc,da inc r1 next p 1 enter p 2 exit e 3 wfi r 4 sb0 5 sb1 n 6 idle i 7 stop b 8 di b 9 ei l a ret e b iret c rcf h d scf e e ccf x f ld r1,r2 ld r2,r1 djnz r1,ra jr cc,ra ld r1,im jp cc,da inc r1 nop
instruction set S3C830A/ p830a 6- 12 condition codes the opcode of a conditional jump always contains a 4-bit field called the condition code (cc). this specifies under which conditions it is to execute the jump. for example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal. condition codes are listed in table 6-6. the carry (c), zero (z), sign (s), and overflow (v) flags are used to control the operation of conditional jump instructions. table 6-6. condition codes binary mnemonic description flags set 0000 f always false ? 1000 t always true ? 0111 (note) c carry c = 1 1111 (note) nc no carry c = 0 0110 (note) z zero z = 1 1110 (note) nz not zero z = 0 1101 pl plus s = 0 0101 mi minus s = 1 0100 ov overflow v = 1 1100 nov no overflow v = 0 0110 (note) eq equal z = 1 1110 (note) ne not equal z = 0 1001 ge greater than or equal (s xor v) = 0 0001 lt less than (s xor v) = 1 1010 gt greater than (z or (s xor v)) = 0 0010 le less than or equal (z or (s xor v)) = 1 1111 (note) uge unsigned greater than or equal c = 0 0111 (note) ult unsigned less than c = 1 1011 ugt unsigned greater than (c = 0 and z = 0) = 1 0011 ule unsigned less than or equal (c or z) = 1 notes: 1. it indicates condition codes that are related to two different mnemonics but which test the same flag. for example, z and eq are both true if the zero flag ( z) is set, but after an add instruction, z would probably be used; after a cp instruction, however, eq would probably be used. 2. for operations involving unsigned numbers, the special condition codes uge, ult, ugt, and ule must be used.
S3C830A/p830a instruction set 6- 13 instruction descriptions this section contains detailed information and programming examples for each instruction in the sam8 instruction set. information is arranged in a consistent format for improved readability and for fast referencing. the following information is included in each instruction description: ? instruction name (mnemonic) ? full instruction name ? source/destination format of the instruction operand ? shorthand notation of the instruction's operation ? textual description of the instruction's effect ? specific flag settings affected by the instruction ? detailed description of the instruction's format, execution time, and addressing mode(s) ? programming example(s) explaining how to use the instruction
instruction set S3C830A/ p830a 6- 14 adc ? add with carry adc dst,src operation: dst ? dst + src + c the source operand, along with the setting of the carry flag, is added to the destination operand and the sum is stored in the destination. the contents of the source are unaffected. two's- complement addition is performed. in multiple precision arithmetic, this instruction permits the carry from the addition of low-order operands to be carried into the addition of high-order operands. flags: c: set if there is a carry from the most significant bit of the result; cleared otherwise. z: set if the result is "0"; cleared otherwise. s: set if the result is negative; cleared otherwise. v: set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise. d: always cleared to "0". h: set if there is a carry from the most significant bit of the low-order four bits of the result; cleared otherwise. format: bytes cycles opcode (hex) addr mode dst src opc dst | src 2 4 12 r r 6 13 r lr opc src dst 3 6 14 r r 6 15 r ir opc dst src 3 6 16 r im examples: given: r1 = 10h, r2 = 03h, c flag = "1", register 01h = 20h, register 02h = 03h, and register 03h = 0ah: adc r1,r2 ? r1 = 14h, r2 = 03h adc r1,@r2 ? r1 = 1bh, r2 = 03h adc 01h,02h ? register 01h = 24h, register 02h = 03h adc 01h,@02h ? register 01h = 2bh, register 02h = 03h adc 01h,#11h ? register 01h = 32h in the first example, de stination register r1 contains the value 10h, the carry flag is set to "1", and the source working register r2 contains the value 03h. the statement "adc r1,r2" adds 03h and the carry flag value ("1") to the destination value 10h, leaving 14h in register r1.
S3C830A/p830a instruction set 6- 15 add ? add add dst,src operation: dst ? dst + src the source operand is added to the destination operand and the sum is stored in the destination. the contents of the source are unaffected. two's-complement addition is performed. flags: c: set if there is a carry from the most significant bit of the result; cleared otherwise. z: set if the result is "0"; cleared otherwise. s: set if the result is negative; cleared otherwise. v: set if arithmetic overflow occurred, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise. d: always cleared to "0". h: set if a carry from the low-order nibble occurred. format: bytes cycles opcode (hex) addr mode dst src opc dst | src 2 4 02 r r 6 03 r lr opc src dst 3 6 04 r r 6 05 r ir opc dst src 3 6 06 r im examples: given: r1 = 12h, r2 = 03h, register 01h = 21h, register 02h = 03h, register 03h = 0ah: add r1,r2 ? r1 = 15h, r2 = 03h add r1,@r2 ? r1 = 1ch, r2 = 03h add 01h,02h ? register 01h = 24h, register 02h = 03h add 01h,@02h ? register 01h = 2bh, register 02h = 03h add 01h,#25h ? register 01h = 46h in the first example, destination working register r1 contains 12h and the source working register r2 contains 03h. the statement "add r1,r2" adds 03h to 12h, leaving the value 15h in register r1.
instruction set S3C830A/ p830a 6- 16 and ? logical and and dst,src operation: dst ? dst and src the source operand is logically anded with the destination operand. the result is stored in the destination. the and operation results in a "1" bit being stored whenever the corresponding bits in the two operands are both logic ones; otherwise a "0" bit value is stored. the contents of the source are unaffected. flags: c: unaffected. z: set if the result is "0"; cleared otherwise. s: set if the result bit 7 is set; cleared otherwise. v: always cleared to "0". d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst src opc dst | src 2 4 52 r r 6 53 r lr opc src dst 3 6 54 r r 6 55 r ir opc dst src 3 6 56 r im examples: given: r1 = 12h, r2 = 03h, register 01h = 21h, register 02h = 03h , register 03h = 0ah: and r1,r2 ? r1 = 02h, r2 = 03h and r1,@r2 ? r1 = 02h, r2 = 03h and 01h,02h ? register 01h = 01h, register 02h = 03h and 01h,@02h ? register 01h = 00h, register 02h = 03h and 01h,#25h ? register 01h = 21h in the first example, destination working register r1 contains the value 12h and the source working register r2 contains 03h. the statement "and r1,r2" logically ands the source operand 03h with the destination operand value 12h, leaving the value 02h in register r1.
S3C830A/p830a instruction set 6- 17 band ? bit and band dst,src.b band dst.b,src operation: dst(0) ? dst(0) and src(b) or dst(b) ? dst(b) and src(0) the specified bit of the source (or the destination) is logically anded with the zero bit (lsb) of the destination (or source). the resultant bit is stored in the specified bit of the destination. no other bits of the destination are affected. the source is unaffected. flags: c: unaffected. z: set if the result is "0"; cleared otherwise. s: cleared to "0". v: undefined. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst src opc dst | b | 0 src 3 6 67 r0 rb opc src | b | 1 dst 3 6 67 rb r0 note : in the second byte of the 3-byte instruction formats, the destination (or source) address is four bits, the bit address 'b' is three bits, and the lsb address value is one bit in length. examples: given: r1 = 07h and register 01h = 05h: band r1,01h.1 ? r1 = 06h, register 01h = 05h band 01h. 1,r1 ? register 01h = 05h, r1 = 07h in the first example, source register 01h contains the value 05h (00000101b) and destination working register r1 contains 07h (00000111b). the statement "band r1,01h.1" ands the bit 1 value of the source register ("0") with the bit 0 value of register r1 (destination), leaving the value 06h (00000110b) in register r1.
instruction set S3C830A/ p830a 6- 18 bcp ? bit compare bcp dst,src.b operation: dst(0) ? src(b) the specified bit of the source is compared to (subtracted from) bit zero (lsb) of the destination. the zero flag is set if the bits are the same; otherwise it is cleared. the contents of both operands are unaffected by the comparison. flags: c: unaffected. z: set if the two bits are the same; cleared otherwise. s: cleared to "0". v: undefined. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst src opc dst | b | 0 src 3 6 17 r0 rb note : in the second byte of the instruction format, the destination address is four bits, the bit ad dress 'b' is three bits, and the lsb address value is one bit in length. example: given: r1 = 07h and register 01h = 01h: bcp r1,01h.1 ? r1 = 07h, register 01h = 01h if destination working register r1 contains the value 07h (00000111b) and the source register 01h contains the value 01h (00000001b), the statement "bcp r1,01h.1" compares bit one of the source register (01h) and bit zero of the destination register (r1). because the bit values are not identical, the zero flag bit (z) is cleared in the flags register (0d5h).
S3C830A/p830a instruction set 6- 19 bitc ? bit complement bitc dst.b operation: dst(b) ? not dst(b) this instruction complements the specified bit within the destination without affecting any other bits in the destination. flags: c: unaffected. z: set if the result is "0"; cleared otherwise. s: cleared to "0". v: undefined. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst opc dst | b | 0 2 4 57 rb note : in the second byte of the instruction format, the d estination address is four bits, the bit address 'b' is three bits, and the lsb address value is one bit in length. example: given: r1 = 07h bitc r1.1 ? r1 = 05h if working register r1 contains the value 07h (00000111b), the statement "bitc r1.1" complements bit one of the destination and leaves the value 05h (00000101b) in register r1. because the result of the complement is not "0", the zero flag (z) in the flags register (0d5h) is cleared.
instruction set S3C830A/ p830a 6- 20 bitr ? bit reset bitr dst.b operation: d st(b) ? 0 the bitr instruction clears the specified bit within the destination without affecting any other bits in the destination. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst opc dst | b | 0 2 4 77 rb note : in the second byte of the instruction format, the destination address is four bits, the bit address 'b' is three bits, and the lsb address value is one bit in length. example: given: r1 = 07h: bitr r1.1 ? r1 = 05h if the value of working register r1 is 07h (00000111b), the statement "bitr r1.1" clears bit one of the destination register r1, leaving the value 05h (00000101b).
S3C830A/p830a instruction set 6- 21 bits ? bit set bits dst.b operation: dst(b) ? 1 the bits instruction sets the specified bit within the destination without affecting any other bits in the destination. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst opc dst | b | 1 2 4 77 rb note : in the second byte of the instruction format, the destination address is four bits, the bit address 'b' is three bits, and the lsb address value is one bit in length. example: given: r1 = 07h: bits r1.3 ? r1 = 0fh if working register r1 contains the value 07h (00000111b), the statement "bits r1.3" sets bit three of the destination register r1 to "1", leaving the value 0fh (00001111b).
instruction set S3C830A/ p830a 6- 22 bor ? bit or bor dst,src.b bor dst.b,src operation: dst(0) ? dst(0) or src(b) or dst(b) ? dst(b) or src(0) the specified bit of the source (or the destination) is logically ored with bit zero (lsb) of the destination (or the source). the resulting bit value is stored in the specified bit of the destination. no other bits of the destination are affected. the source is unaffected. flags: c: unaffected. z: set if the result is "0"; cleared otherwise. s: cleared to "0". v: undefined. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst src opc dst | b | 0 src 3 6 07 r0 rb opc src | b | 1 dst 3 6 07 rb r0 note : in the second byte of the 3-byte instruction formats, the destination (or source) address is four bits, the bit address 'b' is three bits, and the lsb address value is one bit. examples: given: r1 = 07h and register 01h = 03h: bor r1, 01h.1 ? r1 = 07h, register 01h = 03h bor 01h.2, r1 ? register 01h = 07h, r1 = 07h in the first example, destination working register r1 contains the value 07h (00000111b) and source register 01h the value 03h (00000011b). the statement "bor r1,01h.1" logically ors bit one of register 01h (source) with bit zero of r1 (destination). this leaves the same value (07h) in working register r1. in the second example, destination register 01h contains the value 03h (00000011b) and the source working register r1 the value 07h (00000111b). the statement "bor 01h.2,r1" logically ors bit two of register 01h (destination) with bit zero of r1 (source). this leaves the value 07h in register 01h.
S3C830A/p830a instruction set 6- 23 btjrf ? bit test, jump relative on false btjrf dst,src.b operation: if src(b) is a "0", then pc ? pc + dst the specified bit within the source operand is tested. if it is a "0", the relative address is added to the program counter and control passes to the statement whose address is now in the pc; otherwise, the instruction following the btjrf instruction is executed. flags: no flags are affected. format: (note 1) bytes cycles opcode (hex) addr mode dst src opc src | b | 0 dst 3 10 37 ra rb note: in the second byte of the instruction format, the so urce address is four bits, the bit address 'b' is three bits, and the lsb address value is one bit in length. example: given: r1 = 07h: btjrf skip,r1.3 ? pc jumps to skip location if working register r1 contains the value 07h (00000111b), the statement "btjrf skip,r1.3" tests bit 3. because it is "0", the relative address is added to the pc and the pc jumps to the memory location pointed to by the skip. (remember that the memory location must be within the allowed range of + 127 to ? 128.)
instruction set S3C830A/ p830a 6- 24 btjrt ? bit test, jump relative on true btjrt dst,src.b operation: if src(b) is a "1", then pc ? pc + dst the specified bit within the source operand is tested. if it is a "1", the relative address is added to the program counter and control passes to the statement whose address is now in the pc; otherwise, the instruction following the btjrt instruction is executed. flags: no flags are affected. format: (note 1) bytes cycles opcode (hex) addr mode dst src opc src | b | 1 dst 3 10 37 ra rb note: in the second byte of the instruction format, the source address is four bits, the bit address 'b' is three bits, and the lsb address value is one bit in length. example: given: r1 = 07h: btjrt skip,r1.1 if working register r1 contains the value 07h (00000111b), the statement "btjrt skip,r1.1" tests bit one in the source register (r1). because it is a "1", the relative address is added to the pc and the pc jumps to the memory location pointed to by the skip. (remember that the memory location must be within the allowed range of + 127 to ? 128.)
S3C830A/p830a instruction set 6- 25 bxor ? bit xor bxor dst,src.b bxor dst.b,src operation: dst(0) ? dst(0) xor src(b) or dst(b) ? dst(b) xor src(0) the specified bit of the source (or the destination) is logically exclusive-ored with bit zero (lsb) of the destination (or source). the result bit is stored in the specified bit of the destination. no other bits of the destination are affected. the source is unaffected. flags: c: unaffected. z: set if the result is "0"; cleared otherwise. s: cleared to "0". v: undefined. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst src opc dst | b | 0 src 3 6 27 r0 rb opc src | b | 1 dst 3 6 27 rb r0 note : in the second byte of the 3-byte instruction formats, the destination (or source) address is four bits, the bit address 'b' is three bits, and the lsb address value is one bit in length. examples: given: r1 = 07h (00000111b) and registe r 01h = 03h (00000011b): bxor r1,01h.1 ? r1 = 06h, register 01h = 03h bxor 01h.2,r1 ? register 01h = 07h, r1 = 07h in the first example, destination working register r1 has the value 07h (00000111b) and source register 01h has the value 03h (00000011b). the statement "bxor r1,01h.1" exclusive-ors bit one of register 01h (source) with bit zero of r1 (destination). the result bit value is stored in bit zero of r1, changing its value from 07h to 06h. the value of source register 01h is unaffected.
instruction set S3C830A/ p830a 6- 26 call ? call procedure call dst operation: sp ? sp ? 1 @sp ? pcl sp ? sp ?1 @sp ? pch pc ? dst the current contents of the program counter are pushed onto the top of the stack. the program counter value used is the address of the first instruction following the call instruction. the specified destination address is then loaded into the program counter and points to the first instruction of a procedure. at the end of the procedure the return instruction (ret) can be used to return to the original program flow. ret pops the top of the stack back into the program counter. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst opc dst 3 14 f6 da opc dst 2 12 f4 irr opc dst 2 14 d4 ia examples: given: r0 = 35h, r1 = 21h, pc = 1a47h, and sp = 0002h: call 3521h ? sp = 0000h (memory locations 0000h = 1ah, 0001h = 4ah, where 4ah is the address that follows the instruction.) call @rr0 ? sp = 0000h (0000h = 1ah, 0001h = 49h) call #40h ? sp = 0000h (0000h = 1ah, 0001h = 49h) in the first example, if the program counter value is 1a47h and the stack pointer contains the value 0002h, the statement "call 3521h" pushes the current pc value onto the top of the stack. the stack pointer now points to memory location 0000h. the pc is then loaded with the value 3521h, the address of the first instruction in the program sequence to be executed. if the contents of the program counter and stack pointer are the same as in the first example, the statement "call @rr0" produces the same result except that the 49h is stored in stack location 0001h (because the two-byte instruction format was used). the pc is then loaded with the value 3521h, the address of the first instruction in the program sequence to be executed. assuming that the contents of the program counter and stack pointer are the same as in the first example, if program address 0040h contains 35h and program address 0041h contains 21h, the statement "call #40h" produces the same result as in the second example.
S3C830A/p830a instruction set 6- 27 ccf ? complement carry flag ccf operation: c ? not c the carry flag (c) is complemented. if c = "1", the value of the carry flag is changed to logic zero; if c = "0", the value of the carry flag is changed to logic one. flags: c: complemented. no other flags are affected. format: bytes cycles opcode (hex) opc 1 4 ef example: given: the carry flag = "0": ccf if the carry flag = "0", the ccf instructio n complements it in the flags register (0d5h), changing its value from logic zero to logic one.
instruction set S3C830A/ p830a 6- 28 clr ? clear clr dst operation: dst ? "0" the destination location is cleared to "0". flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst opc dst 2 4 b0 r 4 b1 ir examples: given: register 00h = 4fh, register 01h = 02h, and register 02h = 5eh: clr 00h ? register 00h = 00h clr @01h ? register 01h = 02h, register 02h = 00h in register (r) addressing mode, the statement "clr 00h" clears the destination register 00h value to 00h. in the second example, the statement "clr @01h" uses indirect register (ir) addressing mode to clear the 02h register value to 00h.
S3C830A/p830a instruction set 6- 29 com ? complement com dst operation: dst ? not dst the contents of the destination location are complemented (one's complement); all "1s" are changed to "0s", and vice-versa. flags: c: unaffected. z: set if the result is "0"; cleared otherwise. s: set if the r esult bit 7 is set; cleared otherwise. v: always reset to "0". d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst opc dst 2 4 60 r 4 61 ir examples: given: r1 = 07h and register 07h = 0f1h: com r1 ? r1 = 0f8h com @r1 ? r1 = 07h, register 07h = 0eh in the first example, destination working register r1 contains the value 07h (00000111b). the statement "com r1" complements all the bits in r1: all logic ones are changed to logic zeros, and vice-versa, leaving the value 0f8h (11111000b). in the second example, indirect register (ir) addressing mode is used to complement the value of destination register 07h (11110001b), leaving the new value 0eh (00001110b).
instruction set S3C830A/ p830a 6- 30 cp ? compare cp dst,src operation: dst ? src the source operand is compared to (subtracted from) the destination operand, and the appropriate flags are set accordingly. the contents of both operands are unaffected by the comparison. flags: c: set if a "borrow" occurred (src > dst); cleared otherwise. z: set if the result is "0"; cleared otherwise. s: set if the result is negative; cleared otherwise. v: set if arithmetic overflow occurred; cleared otherwise. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst src opc dst | src 2 4 a2 r r 6 a3 r lr opc src dst 3 6 a4 r r 6 a5 r ir opc dst src 3 6 a6 r im examples: 1. given: r1 = 02h and r2 = 03h: cp r1,r2 ? set the c an d s flags destination working register r1 contains the value 02h and source register r2 contains the value 03h. the statement "cp r1,r2" subtracts the r2 value (source/subtrahend) from the r1 value (destination/minuend). because a "borrow" occurs and the difference is negative, c and s are "1". 2. given: r1 = 05h and r2 = 0ah: cp r1,r2 jp uge,skip inc r1 skip ld r3,r1 in this example, destination working register r1 contains the value 05h which is less than the contents of the source working register r2 (0ah). the statement "cp r1,r2" generates c = "1" and the jp instruction does not jump to the skip location. after the statement "ld r3,r1" executes, the value 06h remains in working register r3.
S3C830A/p830a instruction set 6- 31 cpije ? compare, increment, and jump on equal cpije dst,src,ra operation: if dst ? src = "0", pc ? pc + ra ir ? ir + 1 the source operand is compared to (subtracted from) the destination operand. if the result is "0", the relative address is added to the program counter and control passes to the statement whose address is now in the program counter. otherwise, the instruction immediately following the cpije instruction is executed. in either case, the source pointer is incremented by one before the next instruction is executed. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src opc src dst ra 3 12 c2 r ir note: execution time is 18 cycles if the jump is taken or 16 cycles if it is not taken. example: given: r1 = 02h, r2 = 03h, and register 03h = 02h: cpije r1,@r2,skip ? r2 = 04h, pc jumps to skip location in this example, working register r1 contains the value 02h, working register r2 the value 03h, and register 03 contains 02h. the statement "cpije r1,@r2,skip" compares the @r2 value 02h (00000010b) to 02h (00000010b). because the result of the comparison is equal , the relative address is added to the pc and the pc then jumps to the memory location pointed to by skip. the source register (r2) is incremented by one, leaving a value of 04h. (remember that the memory location must be within the allowed range of + 127 to ? 128.)
instruction set S3C830A/ p830a 6- 32 cpijne ? compare, increment, and jump on non-equal cpijne dst,src,ra operation: if dst ? src "0", pc ? pc + ra ir ? ir + 1 the source operand is compared to (subtracted from) the destination operand. if the result is not "0", the relative address is added to the program counter and control passes to the statement whose address is now in the program counter; otherwise the instruction following the cpijne instruction is executed. in either case the source pointer is incremented by one before the next instruction. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src opc src dst ra 3 12 d2 r ir note: execution time is 18 cycles if the jump is taken or 16 cycles if it is not taken. example: given: r1 = 02h, r2 = 03h, and register 03h = 04h: cpijne r1,@r2,skip ? r2 = 04h, pc jumps to skip location working registe r r1 contains the value 02h, working register r2 (the source pointer) the value 03h, and general register 03 the value 04h. the statement "cpijne r1,@r2,skip" subtracts 04h (00000100b) from 02h (00000010b). because the result of the comparison is non-equal , the relative address is added to the pc and the pc then jumps to the memory location pointed to by skip. the source pointer register (r2) is also incremented by one, leaving a value of 04h. (remember that the memory location must be within the allowed range of + 127 to ? 128.)
S3C830A/p830a instruction set 6- 33 da ? decimal adjust da dst operation: dst ? da dst the destination operand is adjusted to form two 4-bit bcd digits following an addition or subtraction operation. for addition (add, adc) or subtraction (sub, sbc), the following table indicates the operation performed. (the operation is undefined if the destination operand was not the result of a valid addition or subtraction of bcd digits): instruction carry before da bits 4?7 value (hex) h flag before da bits 0?3 value (hex) number added to byte carry after da 0 0?9 0 0?9 00 0 0 0?8 0 a?f 06 0 0 0?9 1 0?3 06 0 add 0 a?f 0 0?9 60 1 adc 0 9?f 0 a?f 66 1 0 a?f 1 0?3 66 1 1 0?2 0 0?9 60 1 1 0?2 0 a?f 66 1 1 0?3 1 0?3 66 1 0 0?9 0 0?9 00 = ? 00 0 sub 0 0?8 1 6?f fa = ? 06 0 sbc 1 7?f 0 0?9 a0 = ? 60 1 1 6?f 1 6?f 9a = ? 66 1 flags: c: set if there was a carry from the most significant bit; cleared otherwise (see table). z: set if result is "0"; cleared otherwise. s: set if result b it 7 is set; cleared otherwise. v: undefined. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst opc dst 2 4 40 r 4 41 ir
instruction set S3C830A/ p830a 6- 34 da ? decimal adjust da (continued) example: given: working register r0 contains the value 15 (bcd), working register r1 contains 27 (bcd), and address 27h contains 46 (bcd): add r1,r0 ; c ? "0", h ? "0", bits 4?7 = 3, bits 0?3 = c, r1 ? 3ch da r1 ; r1 ? 3ch + 06 if addition is performed using the bcd values 15 and 27, the result should be 42. the sum is incorrect, however, when the binary representations are added in the destination location using standard binary arithmetic: 0 0 0 1 0 1 0 1 15 + 0 0 1 0 0 1 1 1 27 0 0 1 1 1 1 0 0 = 3ch the da instruction adjusts this result so that the correct bcd representation is obtained: 0 0 1 1 1 1 0 0 + 0 0 0 0 0 1 1 0 0 1 0 0 0 0 1 0 = 42 assuming the same values given above, the statements sub 27h,r0 ; c ? "0", h ? "0", bits 4?7 = 3, bits 0?3 = 1 da @r1 ; @r1 ? 31?0 leave the value 31 (bcd) in address 27h (@r1).
S3C830A/p830a instruction set 6- 35 dec ? decrement dec dst operation: dst ? dst ? 1 the contents of the destination operand are decremented by one. flags: c: unaffected. z: set if the result is "0"; cleared otherwise. s: set if result is negative; cleared otherwise. v: set if arithmetic overflow occurred; cleared otherwise. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst opc dst 2 4 00 r 4 01 ir examples: given: r1 = 03h and register 03h = 10h: dec r1 ? r1 = 02h dec @r1 ? register 03h = 0fh in the first example, if working register r1 contains the value 03h, the statement "dec r1" decrements the hexadecimal value by one, leaving the value 02h. in the second example, the statement "dec @r1" decrements the value 10h contained in the destination register 03h by one, leaving the value 0fh.
instruction set S3C830A/ p830a 6- 36 decw ? decrement word decw dst operation: dst ? dst ? 1 the contents of the destination location (w hich must be an even address) and the operand following that location are treated as a single 16-bit value that is decremented by one. flags: c: unaffected. z: set if the result is "0"; cleared otherwise. s: set if the result is negative; cleared otherwise. v: set if arithmetic overflow occurred; cleared otherwise. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst opc dst 2 8 80 rr 8 81 ir examples: given: r0 = 12h, r1 = 34h, r2 = 30h, register 30h = 0fh, and register 31h = 21h: decw rr0 ? r0 = 12h, r1 = 33h decw @r2 ? register 30h = 0fh, register 31h = 20h in the first example, destination register r0 contains the value 12h and register r1 the value 34h. the statement "decw rr0" addresses r0 and the following operand r1 as a 16-bit word and decrements the value of r1 by one, leaving the value 33h. note: a system malfunction may occur if you use a zero flag (flags.6) result together with a decw instruction. to avoid this problem, we recommend that you use decw as shown in the following example: loop: decw rr0 ld r2,r1 or r2,r0 jr nz,loop
S3C830A/p830a instruction set 6- 37 di ? disable interrupts di operation: sym (0) ? 0 bit zero of the system mode control register, sym.0, is cleared to "0", globally disabling all interrupt processing. interrupt requests will continue to set their respective interrupt pending bits, but the cpu will not service them while interrupt processing is disabled. flags: no flags are affected. format: bytes cycles opcode (hex) opc 1 4 8f example: given: sym = 01h: di if the value of the sym register is 01h, the statement "di" leaves the new value 00h in the register and clears sym.0 to "0", disabling interrupt processing. before changing imr, interrupt pending and interrupt source control register, be sure di state.
instruction set S3C830A/ p830a 6- 38 div ? divide (unsigned) div dst,src operation: dst src dst (upper) ? remainder dst (lower) ? quotient the destination operand (16 bits ) is divided by the source operand (8 bits). the quotient (8 bits) is stored in the lower half of the destination. the remainder (8 bits) is stored in the upper half of the destination. when the quotient is 3 2 8 , the numbers stored in the upper and lower halves of the destination for quotient and remainder are incorrect. both operands are treated as unsigned integers. flags: c: set if the v flag is set and quotient is between 2 8 and 2 9 ?1; cleared otherwise. z: set if divisor or quotient = "0"; cleared o therwise. s: set if msb of quotient = "1"; cleared otherwise. v: set if quotient is 3 2 8 or if divisor = "0"; cleared otherwise. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst src opc src dst 3 26/10 94 rr r 26/10 95 rr ir 26/10 96 rr im note: execution takes 10 cycles if the divide-by-zero is attempted; otherwise it takes 26 cycles. examples: given: r0 = 10h, r1 = 03h, r2 = 40h, register 40h = 80h: div rr0,r2 ? r0 = 03h, r1 = 40h div rr0,@r2 ? r0 = 03h, r1 = 20h div rr0,#20h ? r0 = 03h, r1 = 80h in the first example, destination working register pair rr0 contains the values 10h (r0) and 03h (r1), and register r2 contains the value 40h. the statement "div rr0,r2" divides the 16-bit rr0 value by the 8-bit value of the r2 (source) register. after the div instruction, r0 contains the value 03h and r1 contains 40h. the 8-bit remainder is stored in the upper half of the destination register rr0 (r0) and the quotient in the lower half (r1).
S3C830A/p830a instruction set 6- 39 djnz ? decrement and jump if non-zero djnz r,dst operation: r ? r ? 1 if r 1 0, pc ? pc + dst the working register being used as a counter is decremented. if the contents of the register are not logic zero after decrementing, the relative address is added to the program counter and control passes to the statement whose address is now in the pc. the range of the relative address is +127 to ?128, and the original value of the pc is taken to be the address of the instruction byte following the djnz statement. note: in case of using djnz instruction, the working register being used as a counter should be set at the one of location 0c0h to 0cfh with srp, srp0, or srp1 instruction. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst r | opc dst 2 8 (jump taken) ra ra 8 (no jump) r = 0 to f example: given: r1 = 02h and loop is the label of a relative address: srp #0c0h djnz r1,loop djnz is typically used to control a "loop" of instructions. in many cases, a label is used as the destination operand instead of a numeric relative address value. in the example, working register r1 contains the value 02h, and loop is the label for a relative address. the statement "djnz r1, loop" decrements register r1 by one, leaving the value 01h. because the contents of r1 after the decrement are non-zero, the jump is taken to the relative address specified by the loop label.
instruction set S3C830A/ p830a 6- 40 ei ? enable interrupts ei operation: sym (0) ? 1 an ei instruction sets bit zero of the system mode register, sym.0 to "1". this allows interrupts to be serviced as they occur (assuming they have highest priority). if an interrupt's pending bit was set while interrupt processing was disabled (by executing a di instruction), it will be serviced when you execute the ei instruction. flags: no flags are affected. format: bytes cycles opcode (hex) opc 1 4 9f example: given: sym = 00h: ei if the sym register contains the value 00h, that is, if interrupts are currently disabled, the statement "ei" sets the sym register to 01h, enabling all interrupts. (sym.0 is the enable bit for global interrupt processing.)
S3C830A/p830a instruction set 6- 41 enter ? enter enter operation: sp ? sp ? 2 @sp ? ip ip ? pc pc ? @ip ip ? ip + 2 this instruction is useful when implementing threaded-code languages. the contents of the instruction pointer are pushed to the stack. the program counter (pc) value is then written to the instruction pointer. the program memory word that is pointed to by the instruction pointer is loaded into the pc, and the instruction pointer is incremented by two. flags: no flags are affected. format: bytes cycles opcode (hex) opc 1 14 1f example: the diagram below shows one example of how to use an enter statement. 0050 ip 0022 sp 22 data address data 0040 pc 40 41 42 43 enter address h address l address h address data 1f 01 10 memory 0043 ip 0020 sp 20 21 22 iph ipl data address data 0110 pc 40 41 42 43 enter address h address l address h address data 1f 01 10 memory 00 50 stack stack 110 routine before after
instruction set S3C830A/ p830a 6- 42 exit ? exit exit operation: ip ? @sp sp ? sp + 2 pc ? @ip ip ? ip + 2 this instruction is useful when im plementing threaded-code languages. the stack value is popped and loaded into the instruction pointer. the program memory word that is pointed to by the instruction pointer is then loaded into the program counter, and the instruction pointer is incremented by two. flags: no flags are affected. format: bytes cycles opcode (hex) opc 1 14 (internal stack) 2f 16 (internal stack) example: the diagram below shows one example of how to use an exit statement. 0050 ip 0022 sp address data 0040 pc address data memory 0052 ip 0022 sp address data 0060 pc address data memory stack stack before after 22 data 20 21 22 iph ipl data 00 50 50 51 140 pcl old pch exit 60 00 2f 60 main
S3C830A/p830a instruction set 6- 43 idle ? idle operation idle operation: the idle instruction stops the cpu clock while allowing system clock oscillation to continue. idle mode can be released by an interrupt request (irq) or an external reset operation. in application programs, a idle instruction must be immediately followed by at least three nop instructions. this ensures an adeguate time interval for the clock to stabilize before the next instruction is executed. if three or more nop instructons are not used after idle instruction, leakage current could be flown because of the floating state in the internal bus. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src opc 1 4 6f ? ? example: the instruction idle ; stops the cpu clo ck but not the system clock nop nop nop
instruction set S3C830A/ p830a 6- 44 inc ? increment inc dst operation: dst ? dst + 1 the contents of the destination operand are incremented by one. flags: c: unaffected. z: set if the result is "0"; cleared other wise. s: set if the result is negative; cleared otherwise. v: set if arithmetic overflow occurred; cleared otherwise. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst dst | opc 1 4 re r r = 0 to f opc dst 2 4 20 r 4 21 ir examples: given: r0 = 1bh, register 00h = 0ch, and register 1bh = 0fh: inc r0 ? r0 = 1ch inc 00h ? register 00h = 0dh inc @r0 ? r0 = 1bh, register 01h = 10h in the first example, if destination working register r0 contains the value 1bh, the statement "inc r0" leaves the value 1ch in that same register. the next example shows the effect an inc instruction has on register 00h, assuming that it contains the value 0ch. in the third example, inc is used in indirect register (ir) addressing mode to increment the value of register 1bh from 0fh to 10h.
S3C830A/p830a instruction set 6- 45 incw ? increment word incw dst operation: dst ? dst + 1 the contents of the destination (which must be an even ad dress) and the byte following that location are treated as a single 16-bit value that is incremented by one. flags: c: unaffected. z: set if the result is "0"; cleared otherwise. s: set if the result is negative; cleared otherwise. v: set if arithmetic overflow occurred; cleared otherwise. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst opc dst 2 8 a0 rr 8 a1 ir examples: given: r0 = 1ah, r1 = 02h, register 02h = 0fh, and register 03h = 0ffh: incw rr0 ? r0 = 1ah, r1 = 03h incw @r1 ? register 02h = 10h, register 03h = 00h in the first example, the working register pair rr0 contains the value 1ah in register r0 and 02h in register r1. the statement "incw rr0" increments the 16-bit destination by one, leaving the value 03h in register r1. in the second example, the statement "incw @r1" uses indirect register (ir) addressing mode to increment the contents of general register 03h from 0ffh to 00h and register 02h from 0fh to 10h. note: a system malfunction may occur if you use a zero (z) flag (flags.6) result together with an incw instruction. to avoid this problem, we recommend that you use incw as shown in the following example: loop: incw rr0 ld r2,r1 or r2,r0 jr nz,loop
instruction set S3C830A/ p830a 6- 46 iret ? interrupt return iret iret (normal) iret (fast) operation: flags ? @sp pc ? ip sp ? sp + 1 flags ? flags' pc ? @sp fis ? 0 sp ? sp + 2 sym(0) ? 1 this instruction is used at the end of an interrupt service routine. i t restores the flag register and the program counter. it also re-enables global interrupts. a "normal iret" is executed only if the fast interrupt status bit (fis, bit one of the flags register, 0d5h) is cleared (= "0"). if a fast interrupt occurred, iret clears the fis bit that was set at the beginning of the service routine. flags: all flags are restored to their original settings (that is, the settings before the interrupt occurred). format: iret (normal) bytes cycles opcode (hex) opc 1 10 (internal stack) bf 12 (internal stack) iret (fast) bytes cycles opcode (hex) opc 1 6 bf example: in the figure below, the instruction pointer is initially loaded with 100h in the main program before interrupts are enabled. when an interrupt occurs, the program counter and instruction pointer are swapped. this causes the pc to jump to address 100h and the ip to keep the return address. the last instruction in the service routine normally is a jump to iret at address ffh. this causes the instruction pointer to be loaded with 100h "again" and the program counter to jump back to the main program. now, the next interrupt can occur and the ip is still correct at 100h. iret interrupt service routine jp to ffh 0h ffh 100h ffffh note: in the fast interrupt example above, if the last instruction is not a jump to iret, you must pay attention to the order of the last two instructions. the iret cannot be immediately proceeded by a clearing of the interrupt status (as with a reset of the ipr register).
S3C830A/p830a instruction set 6- 47 jp ? jump jp cc,dst (conditional) jp dst (unconditional) operation: if cc is true, pc ? dst the conditional jump instruction transfers program control to the destination address if the condition specified by the condition code (cc) is true; otherwise, the instruction following the jp instruction is executed. the unconditional jp simply replaces the contents of the pc with the contents of the specified register pair. control then passes to the statement addressed by the pc. flags: no flags are affected. format: (1) (2) bytes cycles opcode (hex) addr mode dst cc | opc dst 3 8 ccd da cc = 0 to f opc dst 2 8 30 irr notes : 1. the 3-byte format is used for a conditional jump and the 2-byte format for an unconditional jump. 2. in the first byte of the three-byte instruction format (conditional jump), the condition code and the opcode are both four bits. examples: given: the carry flag (c) = "1", register 00 = 01h, and register 01 = 20h: jp c,label_w ? label_w = 1000h, pc = 1000h jp @00h ? pc = 0120h the first example shows a conditional jp. assuming that the carry flag is set to "1", the statement "jp c,label_w" replaces the contents of the pc with the value 1000h and transfers control to that location. had the carry flag not been set, control would then have passed to the statement immediately following the jp instruction. the second example shows an unconditional jp. the statement "jp @00" replaces the contents of the pc with the contents of the register pair 00h and 01h, leaving the value 0120h.
instruction set S3C830A/ p830a 6- 48 jr ? jump relative jr cc,dst operation: if cc is true, pc ? pc + dst if the condition specified by the condition code (cc) is true, the relative address is added to the program counter and control passes to the statement whose address is now in the program counter; otherwise, the instruction following the jr instruction is executed. (see list of condition codes). the range of the relative address is +127, ?128, an d the original value of the program counter is taken to be the address of the first instruction byte following the jr statement. flags: no flags are affected. format: (1) bytes cycles opcode (hex) addr mode dst cc | opc dst 2 6 ccb ra cc = 0 to f note : in the first byte of the two-byte instruction format, the condition code and the opcode are each four bits. example: given: the carry flag = "1" and label_x = 1ff7h: jr c,label_x ? pc = 1ff7h if the carry flag is set (that is, if the condition code is true), the statement "jr c,label_x" will pass control to the statement whose address is now in the pc. otherwise, the program instruction following the jr would be executed.
S3C830A/p830a instruction set 6- 49 ld ? load ld dst,src operation: dst ? src the contents of the source are loaded into the destination. the source's contents are unaffected. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src dst | opc src 2 4 rc r im 4 r8 r r src | opc dst 2 4 r9 r r r = 0 to f opc dst | src 2 4 c7 r lr 4 d7 ir r opc src dst 3 6 e4 r r 6 e5 r ir opc dst src 3 6 e6 r im 6 d6 ir im opc src dst 3 6 f5 ir r opc dst | src x 3 6 87 r x [r] opc src | dst x 3 6 97 x [r] r
instruction set S3C830A/ p830a 6- 50 ld ? load ld (continued) examples: given: r0 = 01h, r1 = 0ah, register 00h = 01h, register 01h = 20h, register 02h = 02h, loop = 30h, and register 3ah = 0ffh: ld r0,#10h ? r0 = 10h ld r0,01h ? r0 = 20h, register 01h = 20h ld 01h,r0 ? register 01h = 01h, r0 = 01h ld r1,@r0 ? r1 = 20h, r0 = 01h ld @r0,r1 ? r0 = 01h, r1 = 0ah, register 01h = 0ah ld 00h,01h ? register 00h = 20h, register 01h = 20h ld 02h,@00h ? register 02h = 20h, register 00h = 01h ld 00h,#0ah ? register 00h = 0ah ld @00h,#10h ? register 00h = 01h, register 01h = 10h ld @00h,02h ? register 00h = 01h, register 01h = 02 , register 02h = 02h ld r0,#loop[r1] ? r0 = 0ffh, r1 = 0ah ld #loop[r0],r1 ? register 31h = 0ah, r0 = 01h, r1 = 0ah
S3C830A/p830a instruction set 6- 51 ldb ? load bit ldb dst,src.b ldb dst.b,src operation: dst(0) ? src(b) or dst(b) ? src(0) the specified bit of the source is loaded into bit zero (lsb) of the destination, or bit zero of the source is loaded into the specified bit of the destination. no other bits of the destination are affected. the source is unaffected. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src opc dst | b | 0 src 3 6 47 r0 rb opc src | b | 1 dst 3 6 47 rb r0 note : in the second byte of the instruction formats, the destination (or source) address is four bits, the bit address 'b' is three bits, and the lsb address value is one bit in length. examples: given: r0 = 06h and general register 00h = 05h: ldb r0,00h.2 ? r0 = 07h, register 00h = 05h ldb 00h.0,r0 ? r0 = 06h, register 00h = 04h in the first examp le, destination working register r0 contains the value 06h and the source general register 00h the value 05h. the statement "ld r0,00h.2" loads the bit two value of the 00h register into bit zero of the r0 register, leaving the value 07h in register r0. in the second example, 00h is the destination register. the statement "ld 00h.0,r0" loads bit zero of register r0 to the specified bit (bit zero) of the destination register, leaving 04h in general register 00h.
instruction set S3C830A/ p830a 6- 52 ldc/lde ? load memory ldc/lde dst,src operation: dst ? src this instruction loads a byte from program or data memory into a working register or vice-versa. the source values are unaffected. ldc refers to program memory and lde to data memory. the assembler makes 'irr' or 'rr' values an even number for program memory and odd an odd number for data memory. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src 1. opc dst | src 2 10 c3 r irr 2. opc src | dst 2 10 d3 irr r 3. opc dst | src xs 3 12 e7 r xs [rr] 4. opc src | dst xs 3 12 f7 xs [rr] r 5. opc dst | src xl l xl h 4 14 a7 r xl [rr] 6. opc src | dst xl l xl h 4 14 b7 xl [rr] r 7. opc dst | 0000 da l da h 4 14 a7 r da 8. opc src | 0000 da l da h 4 14 b7 da r 9. opc dst | 0001 da l da h 4 14 a7 r da 10. opc src | 0001 da l da h 4 14 b7 da r notes : 1. the source (src) or working register pair [rr] for formats 5 and 6 cannot use register pair 0?1. 2. for formats 3 and 4, the destination address 'xs [rr]' and the source address 'xs [rr]' are each one byte. 3. for formats 5 and 6, the destination address 'xl [rr] and the source address 'xl [rr]' are each two bytes. 4. the da and r source values for formats 7 and 8 are used to address program memory; the second set of values, used in formats 9 and 10, are used to address data memory.
S3C830A/p830a instruction set 6- 53 ldc/lde ? load memory ldc/lde (continued) examples: given: r0 = 11h, r1 = 34h, r2 = 01h, r3 = 04h; program memory locations 0103h = 4fh, 0104h = 1a, 0105h = 6dh, and 1104h = 88h. external data memory locations 0103h = 5fh, 0104h = 2ah, 0105h = 7dh, and 1104h = 98h: ldc r0,@rr2 ; r0 ? contents of program memory location 0104h ; r0 = 1ah, r2 = 01h, r3 = 04h lde r0,@rr2 ; r0 ? contents of external data memory location 0104h ; r0 = 2ah, r2 = 01h, r3 = 04h ldc (note) @rr2,r0 ; 11h (contents of r0) is loaded into program memory ; locat ion 0104h (rr2), ; working registers r0, r2, r3 ? no change lde @rr2,r0 ; 11h (contents of r0) is loaded into external data memory ; location 0104h (rr2), ; working registers r0, r2, r3 ? no change ldc r0,#01h[rr2] ; r0 ? contents of program memory location 0105h ; (01h + rr2), ; r0 = 6dh, r2 = 01h, r3 = 04h lde r0,#01h[rr2] ; r0 ? contents of external data memory location 0105h ; (01h + rr2), r0 = 7dh, r2 = 01h, r3 = 04h ldc (note) #01h[rr2],r0 ; 11h (contents of r0) is loaded into program memory location ; 0105h (01h + 0104h) lde #01h[rr2],r0 ; 11h (contents of r0) is loaded into external data memory ; location 0105h (01h + 0104h) ldc r0,#1000h[rr2] ; r0 ? contents of program memory location 1104h ; (1000h + 0104h), r0 = 88h, r2 = 01h, r3 = 04h lde r0,#1000h[rr2] ; r0 ? contents of external data memory location 1104h ; (1000h + 0104h), r0 = 98h, r2 = 01h, r3 = 04h ldc r0,1104h ; r0 ? contents of program memory location 1104h, r0 = 88h lde r0,1104h ; r0 ? contents of external data memory location 1104h, ; r0 = 98h ldc (note) 1105h,r0 ; 11h (contents of r0) is loaded into program memory location ; 1105h, (1105h) ? 11h lde 1105h,r0 ; 11h (contents of r0) is loaded into external data memory ; location 1105h, (1105h) ? 11h note: these instructions are not supported by masked rom type devices.
instruction set S3C830A/ p830a 6- 54 ldcd/lded ? load memory and decrement ldcd/lded dst,src operation: dst ? src rr ? rr ? 1 these instruction s are used for user stacks or block transfers of data from program or data memory to the register file. the address of the memory location is specified by a working register pair. the contents of the source location are loaded into the destination location. the memory address is then decremented. the contents of the source are unaffected. ldcd references program memory and lded references external data memory. the assembler makes 'irr' an even number for program memory and an odd number for data memory. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src opc dst | src 2 10 e2 r irr examples: given: r6 = 10h, r7 = 33h, r8 = 12h, program memory location 1033h = 0cdh, and external data memory location 1033h = 0ddh: ldcd r8,@rr6 ; 0cdh (contents of program memory location 1033h) is loaded ; into r8 and rr6 is decremented by one ; r8 = 0cdh, r6 = 10h, r7 = 32h (rr6 ? rr6 ? 1) lded r8,@rr6 ; 0ddh (contents of data memory location 10 33h) is loaded ; into r8 and rr6 is decremented by one (rr6 ? rr6 ? 1) ; r8 = 0ddh, r6 = 10h, r7 = 32h
S3C830A/p830a instruction set 6- 55 ldci/ldei ? load memory and increment ldci/ldei dst,src operation: dst ? src rr ? rr + 1 these instructions are used for user stacks or block transfers of data from program or data memory to the register file. the address of the memory location is specified by a working register pair. the contents of the source location are loaded into the destination location. the memory address is then incremented automatically. the contents of the source are unaffected. ldci refers to program memory and ldei refers to external data memory. the assembler makes 'irr' even for program memory and odd for data memory. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src opc dst | src 2 10 e3 r irr examples: given: r6 = 10h, r7 = 33h, r8 = 12h, program memory locations 1033h = 0cdh and 1034h = 0c5h; external data memory lo cations 1033h = 0ddh and 1034h = 0d5h: ldci r8,@rr6 ; 0cdh (contents of program memory location 1033h) is loaded ; into r8 and rr6 is incremented by one (rr6 ? rr6 + 1) ; r8 = 0cdh, r6 = 10h, r7 = 34h ldei r8,@rr6 ; 0ddh (contents of data memory location 1033h) is loaded ; into r8 and rr6 is incremented by one (rr6 ? rr6 + 1) ; r8 = 0ddh, r6 = 10h, r7 = 34h
instruction set S3C830A/ p830a 6- 56 ldcpd/ldepd ? load memory with pre-decrement ldcpd/ ldepd dst,src operation: rr ? rr ? 1 dst ? src these instructions are used for block transfers of data from program or data memory from the register file. the address of the memory location is specified by a working register pair and is first decremented. the contents of the source location are then loaded into the destination location. the contents of the source are unaffected. ldcpd refers to program memory and ldepd refers to external data memory. the assembler makes 'irr' an even number for program memory and an odd number for external data memory. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src opc src | dst 2 14 f2 irr r examples: given: r0 = 77h, r6 = 30h, and r7 = 00h: ldcpd @rr6,r0 ; (rr6 ? rr6 ? 1) ; 77h (contents of r0) is loaded into program memory location ; 2fffh (3000h ? 1h) ; r0 = 77h, r6 = 2fh, r7 = 0ffh ldepd @rr6,r0 ; (rr6 ? rr6 ? 1) ; 77h (contents of r0) is loaded into external data memory ; location 2fffh (3000h ? 1h) ; r0 = 77h, r6 = 2fh, r7 = 0ffh
S3C830A/p830a instruction set 6- 57 ldcpi/ldepi ? load memory with pre-increment ldcpi/ ldepi dst,src operation: rr ? rr + 1 dst ? src these instructions are used for block transfers of data from program or data memory from the register file. the address of the memory location is specified by a working register pair and is first incremented. the contents of the source location are loaded into the destination location. the contents of the source are unaffected. ldcpi refers to program m emory and ldepi refers to external data memory. the assembler makes 'irr' an even number for program memory and an odd number for data memory. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src opc src | dst 2 14 f3 irr r examples: given: r0 = 7fh, r6 = 21h, and r7 = 0ffh: ldcpi @rr6,r0 ; (rr6 ? rr6 + 1) ; 7fh (contents of r0) is loaded into program memory ; location 2200h (21ffh + 1h) ; r0 = 7fh, r6 = 22h, r7 = 00h ldepi @rr6,r0 ; (rr6 ? rr6 + 1) ; 7fh (contents of r0) is loaded into external data memory ; location 2200h (21ffh + 1h) ; r0 = 7fh, r6 = 22h, r7 = 00h
instruction set S3C830A/ p830a 6- 58 ldw ? load word ldw dst,src operation: dst ? src the contents of the source (a word) are loaded into the destination. the contents of the source are unaffected. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src opc src dst 3 8 c4 rr rr 8 c5 rr ir opc dst src 4 8 c6 rr iml examples: given: r4 = 06h, r5 = 1ch, r6 = 05h, r7 = 02h, register 00h = 1ah, register 01h = 02h, register 02h = 03h, and register 03h = 0fh: ldw rr6,rr4 ? r6 = 06h, r7 = 1ch, r4 = 06h, r5 = 1ch ldw 00h,02h ? register 00h = 03h, register 01h = 0fh, register 02h = 03h, register 03h = 0fh ldw rr2,@r7 ? r2 = 03h, r3 = 0fh, ldw 04h,@01h ? register 04h = 03h, register 05h = 0fh ldw rr6,#1234h ? r6 = 12h, r7 = 34h ldw 02h,#0fedh ? register 02h = 0fh, register 03h = 0edh in the second example, please note that the statement "ldw 00h,02h" loads the contents of the source word 02h, 03h into the destination word 00h, 01h. this leaves the value 03h in general register 00h and the value 0fh in register 01h. the other examples show how to use the ldw instruction with various addressing modes and formats.
S3C830A/p830a instruction set 6- 59 mult ? multiply (unsigned) mult dst,src operation: dst ? dst src the 8-bit destination operand (even register of the register pair) is multipli ed by the source operand (8 bits) and the product (16 bits) is stored in the register pair specified by the destination address. both operands are treated as unsigned integers. flags: c: set if result is > 255; cleared otherwise. z: set if the result is "0"; cleared otherwise. s: set if msb of the result is a "1"; cleared otherwise. v: cleared. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst src opc src dst 3 22 84 rr r 22 85 rr ir 22 86 rr im examples: given: register 00h = 20h, register 01h = 03h, register 02h = 09h, register 03h = 06h: mult 00h, 02h ? register 00h = 01h, register 01h = 20h, register 02h = 09h mult 00h, @01h ? register 00h = 00h, register 01h = 0c0h mult 00h, #30h ? register 00h = 06h, register 01h = 00h in the first example, the statement "mult 00h,02h" multiplies the 8-bit destination operand (in the register 00h of the register pair 00h, 01h) by the source register 02h operand (09h). the 16 -bit product, 0120h, is stored in the register pair 00h, 01h.
instruction set S3C830A/ p830a 6- 60 next ? next next operation: pc ? @ ip ip ? ip + 2 the next instruction is useful when implementing threaded-code languages. the program memory word that is pointed to by the instruction pointer is loaded into the program counter. the instruction pointer is then incremented by two. flags: no flags are affected. format: bytes cycles opcode (hex) opc 1 10 0f example: the following diagram shows one example of how to use the next instruction. data 01 10 before after 0045 ip address data 0130 pc 43 44 45 address h address l address h address data memory 130 routine 0043 ip address data 0120 pc 43 44 45 address h address l address h address data memory 120 next
S3C830A/p830a instruction set 6- 61 nop ? no operation nop operation: no action is performed when the cpu executes this instruction. typically, one or more nops are executed in sequence in order to effect a timing delay of variable duration. flags: no flags are affected. format: bytes cycles opcode (hex) opc 1 4 ff example: when the instruction nop is encountered in a program, no operation occurs. instead, there is a delay in instruction execution time.
instruction set S3C830A/ p830a 6- 62 or ? logical or or dst,src operation: dst ? dst or src the source operand is logically ored with the destination operand and the result is stored in the destination. the contents of the source are unaffected. the or operation results in a "1" being stored whenever either of the corresponding bits in the two operands is a "1"; otherwise a "0" is stored. flags: c: unaffected. z: set if the result is "0"; cleared otherwise. s: set if the result bit 7 is set; cleared otherwise. v: alway s cleared to "0". d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst src opc dst | src 2 4 42 r r 6 43 r lr opc src dst 3 6 44 r r 6 45 r ir opc dst src 3 6 46 r im examples: given: r0 = 15h, r1 = 2ah, r2 = 01h, register 00h = 08h, register 01h = 37h, and register 08h = 8ah: or r0,r1 ? r0 = 3fh, r1 = 2ah or r0,@r2 ? r0 = 37h, r2 = 01h, register 01h = 37h or 00h,01h ? register 00h = 3fh, r egister 01h = 37h or 01h,@00h ? register 00h = 08h, register 01h = 0bfh or 00h,#02h ? register 00h = 0ah in the first example, if working register r0 contains the value 15h and register r1 the value 2ah, the statement "or r0,r1" logical-ors the r0 and r1 register contents and stores the result (3fh) in destination register r0. the other examples show the use of the logical or instruction with the various addressing modes and formats.
S3C830A/p830a instruction set 6- 63 pop ? pop from stack pop dst operation: dst ? @sp sp ? sp + 1 the contents of the location addressed by the stack pointer are loaded into the destination. the stack pointer is then incremented by one. flags: no flags affected. format: bytes cycles opcode (hex) addr mode dst opc dst 2 8 50 r 8 51 ir examples: given: register 00h = 01h, register 01h = 1bh, sph (0d8h) = 00h, spl (0d9h) = 0fbh, and stack register 0fbh = 55h: pop 00h ? register 00h = 55h, sp = 00fch pop @00h ? register 00h = 01h, register 01h = 55h, sp = 00fch in the first example, general register 00h contains the value 01h. the statement "pop 00h" loads the contents of location 00fbh (55h) into destination register 00h and then increments the stack pointer by one. register 00h then contains the value 55h and the sp points to location 00fch.
instruction set S3C830A/ p830a 6- 64 popud ? pop user stack (decrementing) popud dst,src operation: dst ? src ir ? ir ? 1 this instruction is used for user-defined stacks in the register file. the contents of the register file location addressed by the user stack pointer are loaded into the destination. the user stack pointer is then decremented. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src opc src dst 3 8 92 r ir example: given: register 00h = 42h (user stack pointer register), register 42h = 6fh, and register 02h = 70h: popud 02h,@00h ? register 00h = 41h, register 02h = 6fh, register 42h = 6fh if general register 00h contains the value 42h and register 42h the value 6fh, the statement "popud 02h,@00h" loads the contents of register 42h into the destination register 02h. the user stack pointer is then decremented by one, leaving the value 41h.
S3C830A/p830a instruction set 6- 65 popui ? pop user stack (incrementing) popui dst,src operation: dst ? src ir ? ir + 1 the popui instruction is used for user-defined stacks in the register file. the contents of the register file location addressed by the user stack pointer are loaded into the destination. the user stack pointer is then incremented. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src opc src dst 3 8 93 r ir example: given: register 00h = 01h and register 01h = 70h: popui 02h,@00h ? register 00h = 02h, register 01h = 70h, register 02h = 70h if general register 00h contains the value 01h and register 01h the value 70h, the statement "popui 02h,@00h" loads the value 70h into the destination general register 02h. the user stack pointer (register 00h) is then incremented by one, changing its value from 01h to 02h.
instruction set S3C830A/ p830a 6- 66 push ? push to stack push src operation: sp ? sp ? 1 @sp ? src a push instruction decrements the stack pointer value and loads the contents of the source (src) into the location addressed by the decremented stack pointer. the operation then adds the new value to the top of the stack. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst opc src 2 8 (internal clock) 70 r 8 (external clock) 8 (internal clock) 8 (external clock) 71 ir examples: given: register 40h = 4fh, register 4fh = 0aah, sph = 00h, and spl = 00h: push 40h ? register 40h = 4fh, stack register 0ffh = 4fh, sph = 0ffh, spl = 0ffh push @40h ? register 40h = 4fh, register 4fh = 0aah, stack register 0ffh = 0aah, sph = 0ffh, spl = 0ffh in the first example, if the stack pointer contains the value 0000h, and general register 40h the value 4fh, the statement "push 40h" decrements the stack pointer from 0000 to 0ffffh. it then loads the contents of register 40h into location 0ffffh and adds this new value to the top of the stack.
S3C830A/p830a instruction set 6- 67 pushud ? push user stack (decrementing) pushud dst,src operation: ir ? ir ? 1 dst ? src this instruction is used to address user-defined stacks in the register file. pushud decrements the user stack pointer and loads the contents of the source into the register addressed by the decremented stack pointer. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src opc dst src 3 8 82 ir r example: given: register 00h = 03h, register 01h = 05h, and register 02h = 1ah: pushud @00h,01h ? register 00h = 02h, register 01h = 05h, register 02h = 05h if the user stack pointer (register 00h, for example) contains the value 03h, the statement "pushud @00h,01h" decrements the user stack pointer by one, leaving the value 02h. the 01h register value, 05h, is then loaded into the register addressed by the decremented user stack pointer.
instruction set S3C830A/ p830a 6- 68 pushui ? push user stack (incrementing) pushui dst,src operation: ir ? ir + 1 dst ? src this instruction is used for user-defined stacks in the register file. pushui increments the user stack pointer and then loads the contents of the source into the register location addressed by the incremented user stack pointer. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src opc dst src 3 8 83 ir r example: given: register 00h = 03h, register 01h = 05h, and register 04h = 2ah: pushui @00h,01h ? register 00h = 04h, register 01h = 05h, register 04h = 05h if the user stack pointer (register 00h, for example) contains the value 03h, the statement "pushui @00h,01h" increments the user stack pointer by one, leaving the value 04h. the 01h register value, 05h, is then loaded into the location addressed by the incremented user stack pointer.
S3C830A/p830a instruction set 6- 69 rcf ? reset carry flag rcf rcf operation: c ? 0 the carry flag is cleared to logic zero, regardless of its previous value. flags: c: cleared to "0". no other flags are affected. format: bytes cycles opcode (hex) opc 1 4 cf example: given: c = "1" or "0": the instruction rcf clears the carry flag (c) to logic zero.
instruction set S3C830A/ p830a 6- 70 ret ? return ret operation: pc ? @sp sp ? sp + 2 the ret instruction is normally used to return to the previously executing procedure at the end of a procedure entered by a call instruction. the contents of the location addressed by the stack pointer are popped into the program counter. the next statement that is executed is the one that is addressed by the new program counter value. flags: no flags are affected. format: bytes cycles opcode (hex) opc 1 8 (internal stack) af 10 (internal stack) example: given: sp = 00fch, (sp) = 101ah, and pc = 1234: ret ? pc = 101ah, sp = 00feh the statement "ret" pops the contents of stack po inter location 00fch (10h) into the high byte of the program counter. the stack pointer then pops the value in location 00feh (1ah) into the pc's low byte and the instruction at location 101ah is executed. the stack pointer now points to memory location 00feh.
S3C830A/p830a instruction set 6- 71 rl ? rotate left rl dst operation: c ? dst (7) dst (0) ? dst (7) dst (n + 1) ? dst (n), n = 0?6 the contents of the destination operand are rotated left one bit position. the initial value of bit 7 is moved to the bit zero (lsb) position and also replaces the carry flag. 7 0 c flags: c: set if the bit rotated from the most significant bit position (bit 7) was "1". z: set if the result is "0"; cleared otherwise. s: set if the result bit 7 is set; cleared otherwise. v: set if arithmetic overflow occurred; cleared otherwise. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst opc dst 2 4 90 r 4 91 ir examples: given: register 00h = 0aah, register 01h = 02h and register 02h = 17h: rl 00h ? register 00h = 55h, c = "1" rl @01h ? register 01h = 02h, register 02h = 2eh, c = "0" in the first example, if general register 00h contains the value 0aah (10101010b), the statement "rl 00h" rotates the 0aah value left one bit position, leaving the new value 55h (01010101b) and setting the carry and overflow flags.
instruction set S3C830A/ p830a 6- 72 rlc ? rotate left through carry rlc dst operation: dst (0) ? c c ? dst (7) dst (n + 1) ? dst (n), n = 0?6 the contents of the destination operand with the carry flag are rotated left one bit position. the initial value of bit 7 replaces the carry flag (c); the initial value of the carry flag replaces bit zero. 7 0 c flags: c: set if the bit rotated from the most significant bit position (bit 7) was "1". z: set if the result is "0"; cleared otherwise. s: set if the result bit 7 is set; cleared otherwise. v: set if arithmetic overflow occurred, that is, if the sign of the destination change d during rotation; cleared otherwise. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst opc dst 2 4 10 r 4 11 ir examples: given: register 00h = 0aah, register 01h = 02h, and register 02h = 17h, c = "0": rlc 00h ? register 00h = 54h, c = "1" rlc @01h ? register 01h = 02h, register 02h = 2eh, c = "0" in the first example, if general register 00h has the value 0aah (10101010b), the statement "rlc 00h" rotates 0aah one bit position to the left. the initial value of bit 7 sets the carry flag and the initial value of the c flag replaces bit zero of register 00h, leaving the value 55h (01010101b). the msb of register 00h resets the carry flag to "1" and sets the overflow flag.
S3C830A/p830a instruction set 6- 73 rr ? rotate right rr dst operation: c ? dst (0) dst (7) ? dst (0) dst (n ) ? dst (n + 1), n = 0?6 the contents of the destination operand are rotated right one bit position. the initial value of bit zero (lsb) is moved to bit 7 (msb) and also replaces the carry flag (c). 7 0 c flags: c: set if the bit rotated from the least significant bit position (bit zero) was "1". z: set if the result is "0"; cleared otherwise. s: set if the result bit 7 is set; cleared otherwise. v: set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst opc dst 2 4 e0 r 4 e1 ir examples: given: register 00h = 31h, register 01h = 02h, and register 02h = 17h: rr 00h ? register 00h = 98h, c = "1" rr @01h ? register 01h = 02h, register 02h = 8bh, c = "1" in the first example, if general register 00h contains the value 31h (00110001b), the statement "rr 00h" rotates this value one bit position to the right. the initial value of bit zero is moved to bit 7, leaving the new value 98h (10011000b) in the destination register. the initial bit zero also resets the c flag to "1" and the sign flag and overflow flag are also set to "1".
instruction set S3C830A/ p830a 6- 74 rrc ? rotate right through carry rrc dst operation: dst (7) ? c c ? dst (0) dst (n) ? dst (n + 1), n = 0?6 the contents of the destination operand and the carry flag are rotated right one bit position. the initial value of bit zero (lsb) replaces the carry flag; the initial value of the carry flag replaces bit 7 (msb). 7 0 c flags: c: set if the bit rotated from the least significant bit position (bit zero) was "1". z: set if the result is "0" cleared otherwise. s: set if the result bit 7 is set; cleared otherwise. v: set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst opc dst 2 4 c0 r 4 c1 ir examples: given: register 00h = 55h, register 01h = 02h, register 02h = 17h, and c = "0": rrc 00h ? register 00h = 2ah, c = "1" rrc @01 h ? register 01h = 02h, register 02h = 0bh, c = "1" in the first example, if general register 00h contains the value 55h (01010101b), the statement "rrc 00h" rotates this value one bit position to the right. the initial value of bit zero ("1") replaces the carry flag and the initial value of the c flag ("1") replaces bit 7. this leaves the new value 2ah (00101010b) in destination register 00h. the sign flag and overflow flag are both cleared to "0".
S3C830A/p830a instruction set 6- 75 sb0 ? select bank 0 sb0 operation: bank ? 0 the sb0 instruction clears the bank address flag in the flags register (flags.0) to logic zero, selecting bank 0 register addressing in the set 1 area of the register file. flags: no flags are affected. format: bytes cycles opcode (hex) opc 1 4 4f example: the statement sb0 clears flags.0 to "0", selecting bank 0 register addressing.
instruction set S3C830A/ p830a 6- 76 sb1 ? select bank 1 sb1 operation: bank ? 1 the sb1 instruction sets the bank address flag in the flags register (flags.0) to logic one, selecting bank 1 register addressing in the set 1 area of the register file. (bank 1 is not implemented in some s3c8-series microcontrollers.) flags: no flags are affected. format: bytes cycles opcode (hex) opc 1 4 5f example: the statement sb1 sets flags.0 to "1", selecting bank 1 register addressing, if implemented.
S3C830A/p830a instruction set 6- 77 sbc ? subtract with carry sbc dst,src operation: dst ? dst ? src ? c the source operand, along with the current value of the carry flag, is su btracted from the destination operand and the result is stored in the destination. the contents of the source are unaffected. subtraction is performed by adding the two's-complement of the source operand to the destination operand. in multiple precision arithmetic, this instruction permits the carry ("borrow") from the subtraction of the low-order operands to be subtracted from the subtraction of high-order operands. flags: c: set if a borrow occurred (src > dst); cleared otherwise. z: set if the result is "0"; cleared otherwise. s: set if the result is negative; cleared otherwise. v: set if arithmetic overflow occurred, that is, if the operands were of opposite sign and the sign of the result is the same as the sign of the source; cleared otherwise. d: always set to "1". h: cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise, indicating a "borrow". format: bytes cycles opcode (hex) addr mode dst src opc dst | src 2 4 32 r r 6 33 r lr opc src dst 3 6 34 r r 6 35 r ir opc dst src 3 6 36 r im examples: given: r1 = 10h, r2 = 03h, c = "1", register 01h = 20h, register 02h = 03h, and register 03h = 0ah: sbc r1,r2 ? r1 = 0ch, r2 = 03h sbc r1,@r2 ? r1 = 05h, r2 = 03h, register 03h = 0ah sbc 01h,02h ? register 01h = 1ch, register 02h = 03h sbc 01h,@02h ? register 01h = 15h,register 02h = 03h, register 03h = 0ah sbc 01h,#8ah ? register 01h = 95h; c, s, and v = "1" in the first example, if working register r1 contains the value 10h and register r2 the value 03h, the statement "sbc r1,r2" subtracts the source value (03h) and the c flag value ("1") from the destination (10h) and then stores the result (0ch) in register r1.
instruction set S3C830A/ p830a 6- 78 scf ? set carry flag scf operation: c ? 1 the carry flag (c) is set to logic one, regardless of its previous value. flags: c: set to "1". no other flags are affected. format: bytes cycles opcode (hex) opc 1 4 df example: the statement scf sets the carry flag to logic one.
S3C830A/p830a instruction set 6- 79 sra ? shift right arithmetic sra dst operation: dst (7) ? dst (7) c ? dst (0) dst (n) ? dst (n + 1), n = 0?6 an arithmetic shift-right of one bit position is performed on the destination operand. bit zero (the lsb) replaces the carry flag. the value of bit 7 (the sign bit) is unchanged and is shifted into bit position 6. 7 0 c 6 flags: c: set if the bit shifted from the lsb position (bit zero) was "1". z: set if the result is "0"; cleared otherwise. s: set if the result is negative; cleared otherwise. v: always cleared to "0". d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst opc dst 2 4 d0 r 4 d1 ir examples: given: register 00h = 9ah, register 02h = 03h, register 03h = 0bch, and c = "1": sra 00h ? register 00h = 0cd, c = "0" sra @02h ? register 02h = 03h, register 03h = 0deh, c = "0" in the first example, if gen eral register 00h contains the value 9ah (10011010b), the statement "sra 00h" shifts the bit values in register 00h right one bit position. bit zero ("0") clears the c flag and bit 7 ("1") is then shifted into the bit 6 position (bit 7 remains unchanged). this leaves the value 0cdh (11001101b) in destination register 00h.
instruction set S3C830A/ p830a 6- 80 srp/srp0/srp1 ? set register pointer srp src srp0 src srp1 src operation: if src (1) = 1 and src (0) = 0 then: rp0 (3?7) ? src (3?7) if src (1) = 0 and s rc (0) = 1 then: rp1 (3?7) ? src (3?7) if src (1) = 0 and src (0) = 0 then: rp0 (4?7) ? src (4?7), rp0 (3) ? 0 rp1 (4?7) ? src (4?7), rp1 (3) ? 1 the source data bits one and zero (lsb) determine whether to write one or both of the register pointers, rp0 and rp1. bits 3?7 of the selected register pointer are written unless both register pointers are selected. rp0.3 is then cleared to logic zero and rp1.3 is set to logic one. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode src opc src 2 4 31 im examples: the statement srp #40h sets register pointer 0 (rp0) at location 0d6h to 40h and register pointer 1 (rp1) at location 0d7h to 48h. the statement "srp0 #50h" sets rp0 to 50h, and the statement "srp1 #68h" sets rp1 to 68h.
S3C830A/p830a instruction set 6- 81 stop ? stop operation stop operation: the stop instruction stops the both the cpu clock and system clock and causes the microcontroller to enter stop mode. during stop mode, the contents of on-chip cpu registers, peripheral registers, and i/o port control and data registers are retained. stop mode can be released by an external reset operation or by external interrupts. for the reset operation, the reset pin must be held to low level until the required oscillation stabilization interval has elapsed. in application programs, a stop instruction must be immediately followed by at least three nop instructions. this ensures an adeguate time interval for the clock to stabilize before the next instruction is executed. if three or more nop instructons are not used after stop instruction, leakage current could be flown because of the floating state in the internal bus. flags: no flags are affected. format: bytes cycles opcode (hex) addr mode dst src opc 1 4 7f ? ? example: the statement stop ; halts all microcontroller operations nop nop nop
instruction set S3C830A/ p830a 6- 82 sub ? subtract sub dst,src operation: dst ? dst ? src the source operand is subtracted from the destination operand and the result is stored in the destination. the contents of the source are unaffected. subtraction is performed by adding the two's complement of the source operand to the destination operand. flags: c: set if a "borrow" occurred; cleared otherwise. z: set if the result is "0"; cleared otherwise. s: set if the result is negative; cleared otherwise. v: set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise. d: a lways set to "1". h: cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise indicating a "borrow". format: bytes cycles opcode (hex) addr mode dst src opc dst | src 2 4 22 r r 6 23 r lr opc src dst 3 6 24 r r 6 25 r ir opc dst src 3 6 26 r im examples: given: r1 = 12h, r2 = 03h, register 01h = 21h, register 02h = 03h, register 03h = 0ah: sub r1,r2 ? r1 = 0fh, r2 = 0 3h sub r1,@r2 ? r1 = 08h, r2 = 03h sub 01h,02h ? register 01h = 1eh, register 02h = 03h sub 01h,@02h ? register 01h = 17h, register 02h = 03h sub 01h,#90h ? register 01h = 91h; c, s, and v = "1" sub 01h,#65h ? register 01h = 0bch; c and s = "1", v = "0" in the first example, if working register r1 contains the value 12h and if register r2 contains the value 03h, the statement "sub r1,r2" subtracts the source value (03h) from the destination value (12h) and stores the result (0fh) in destination register r1.
S3C830A/p830a instruction set 6- 83 swap ? swap nibbles swap dst operation: dst (0 ? 3) ? dst (4 ? 7) the contents of the lower four bits and upper four bits of the destination operand are swapped. 7 0 4 3 flags: c: undefined. z: set if the result is "0"; cleared otherwise. s: set if the result bit 7 is set; cleared otherwise. v: undefined. d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst opc dst 2 4 f0 r 4 f1 ir examples: given: register 00h = 3eh, register 02h = 03h, and register 03h = 0a4h: swap 00h ? register 00h = 0e3h swap @02h ? register 02h = 03h, register 03h = 4ah in the first example, if general register 00h contains the value 3eh (00111110b), the statement "swap 00h" swaps the lower and upper four bits (nibbles) in the 00h register, leaving the value 0e3h (11100011b).
instruction set S3C830A/ p830a 6- 84 tcm ? test complement under mask tcm dst,src operation: (not dst) and src this instruction tests selected bits in the destination operand for a logic one value. the bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask). the tcm statement complements the destination operand, which is then anded with the source mask. the zero (z) flag can then be checked to determine the result. the destination and source operands are unaffected. flags: c: unaffected. z: set if the result is "0"; cleared otherwise. s: set if the result bit 7 is set; cleared otherwise. v: al ways cleared to "0". d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst src opc dst | src 2 4 62 r r 6 63 r lr opc src dst 3 6 64 r r 6 65 r ir opc dst src 3 6 66 r im examples: given: r0 = 0c7h, r1 = 02h, r2 = 12h, register 00h = 2bh, register 01h = 02h, and register 02h = 23h: tcm r0,r1 ? r0 = 0c7h, r1 = 02h, z = "1" tcm r0,@r1 ? r0 = 0c7h, r1 = 02h, register 02h = 23h, z = "0" tcm 00 h,01h ? register 00h = 2bh, register 01h = 02h, z = "1" tcm 00h,@01h ? register 00h = 2bh, register 01h = 02h, register 02h = 23h, z = "1" tcm 00h,#34 ? register 00h = 2bh, z = "0" in the first example, if working register r0 contains the value 0c7h (11000111b) and register r1 the value 02h (00000010b), the statement "tcm r0,r1" tests bit one in the destination register for a "1" value. because the mask value corresponds to the test bit, the z flag is set to logic one and can be tested to determine the result of the tcm operation.
S3C830A/p830a instruction set 6- 85 tm ? test under mask tm dst,src operation: dst and src this instruction tests selected bits in the destination operand for a logic zero value. the bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask), which is anded with the destination operand. the zero (z) flag can then be checked to determine the result. the destination and source operands are unaffected. flags: c: unaffected. z: set if the result is "0"; cleared otherwise. s: set if the result bit 7 is set; cleared otherwise. v: always reset to "0". d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst src opc dst | src 2 4 72 r r 6 73 r lr opc src dst 3 6 74 r r 6 75 r ir opc dst src 3 6 76 r im examples: given: r0 = 0c7h, r1 = 02h, r2 = 18h, register 00h = 2bh, register 01h = 02h, and register 02h = 23h: tm r0,r1 ? r0 = 0c7h, r1 = 02h, z = "0" tm r0,@r1 ? r0 = 0c7h, r1 = 02h, register 02h = 23h, z = "0" tm 00h,01h ? register 00h = 2bh, register 01h = 02h, z = "0" tm 00h,@01h ? register 00h = 2bh, register 01h = 02h, register 02h = 23h, z = "0" tm 00h,#54h ? register 00h = 2bh, z = "1" in the first example, if working register r0 contains the value 0c7h (11000111b) and register r1 the value 02h (00000010b), the statement "tm r0,r1" tests bit one in the destination register for a "0" value. because the mask value does not match the test bit, the z flag is cleared to logic zero and can be tested to determine the result of the tm operation.
instruction set S3C830A/ p830a 6- 86 wfi ? wait for interrupt wfi operation: the cpu is effectively halted until an interrupt occurs, except that dma transfers can still take place during this wait state. the wfi status can be released by an internal interrupt, including a fast interrupt . flags: no flags are affected. format: bytes cycles opcode (hex) opc 1 4n 3f ( n = 1, 2, 3, ? ) example: the following sample program structure shows the sequence of operations that follow a "wfi" statement: ei wfi (next instruction) main program . . . . . . interrupt occurs interrupt service routine . . . clear interrupt flag iret service routine completed (enable global interrupt) (wait for interrupt)
S3C830A/p830a instruction set 6- 87 xor ? logical exclusive or xor dst,src operation: dst ? dst xor src the source operand is logically exclusive-ored with the destination operand and the result is stored in the destination. the exclusive-or operation results in a "1" bit being stored whenever the corresponding bits in the operands are different; otherwise, a "0" bit is stored. flags: c: unaffected. z: set if the result is "0"; cleared otherwise. s: set if the result bit 7 is set; cleared otherwise. v: always reset to "0". d: unaffected. h: unaffected. format: bytes cycles opcode (hex) addr mode dst src opc dst | src 2 4 b2 r r 6 b3 r lr opc src dst 3 6 b4 r r 6 b5 r ir opc dst src 3 6 b6 r im examples: given: r0 = 0c7h, r1 = 02h, r2 = 18h, register 00h = 2bh, register 01h = 02h , and register 02h = 23h: xor r0,r1 ? r0 = 0c5h, r1 = 02h xor r0,@r1 ? r0 = 0e4h, r1 = 02h, register 02h = 23h xor 00h,01h ? register 00h = 29h, register 01h = 02h xor 00h,@01h ? register 00h = 08h, register 01h = 02h, register 02h = 23h xor 00h,#54h ? register 00h = 7fh in the first example, if working register r0 contains the value 0c7h and if register r1 contains the value 02h, the statement "xor r0,r1" logically exclusive-ors the r1 value with the r0 value and stores the result (0c5h) in the destination register r0.
instruction set S3C830A/ p830a 6- 88 notes
S3C830A/p830a clock circuit 7- 1 7 clock circuit overview the clock frequency generated for the S3C830A by an external crystal can range from 0.4 mhz to 4.5 mhz. the maximum cpu clock frequency is 4.5 mhz. the x in and x out pins connect the external oscillator or clock source to the on-chip clock circuit. system clock circuit the system clock circuit has the following components: ? external crystal or ceramic resonator oscillation source (or an external clock source) ? oscillator stop and wake-up functions ? programmable frequency divider for the cpu clock ( f xx divided by 1, 2, 8, or 16) ? system clock control register, clkcon ? stop control register, stpcon cpu clock notation in this document, the following notation is used for descriptions of the cpu clock; fx: main clock fxt: sub clock (the fxt is not implemented in the S3C830A) fxx: selected system clock x in x out c1 c2 S3C830A figure 7-1. main oscillator circuit (crystal or ceramic oscillator) x in x out S3C830A figure 7-2. main oscillator circuit (external oscillator)
clock circuit S3C830A/p830a 7- 2 c lock status during power-down modes the two power-down modes, stop mode and idle mode, affect the system clock as follows: ? in stop mode, the main oscillator is halted. stop mode is released, and the oscillator is started, by a reset operation or an external interrupt (with rc delay noise filter) . ? in idle mode, the internal clock signal is gated to the cpu, but not to interrupt structure, timers, timer/ counters, and watch timer. idle mode is released by a reset or by an external or internal interrupt. note: the fxt is not implemented in the S3C830A. cpu clock idle instruction selector 2 clkcon.4-.3 system clock 1/8-1/4096 frequency dividing circuit stop release main-system oscillator circuit selector 1 f x f x t stop sub-system oscillator circuit int logic "0" logic "0" logic "1" stpcon stop osc inst. f xx stop basic timer timer/counters watch timer 1/1 1/16 1/2 1/8 lcd controller sio0, sio1 a/d converter if counter pll frequency synthesizer figure 7- 3 . system clock circuit diagram
S3C830A/p830a clock circuit 7- 3 system clock control register (clkcon ) the system clock control register, clkcon , is located in the set 1, address d4h. it is read/write addressable and has the following functions: ? oscillator frequency divide-by value after the main oscillator is activated, and the fxx/16 (the slowest clock speed) is selected as the cpu clock. if necessary, you can then increase the cpu clock speed fxx/8, fxx/2, or fxx/1. system clock control register (clkcon) d4h, set 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb not used (must keep always 0) not used (must keep always 0) divide-by selection bits for cpu clock frequency: 00 = f xx /16 01 = f xx /8 10 = f xx /2 11 = f xx /1 (non-divided) oscillator irq wake-up function bit: 0 = enable irq for main wake-up in power down mode 1 = disable irq for main wake-up in power down mode figure 7- 4 . system clock control register (clkcon )
clock circuit S3C830A/p830a 7- 4 note: before execute the stop instruction, set this stpcon register as "10100101b". otherwise the stop instruction will not execute as well as reset will be generated. stop control register (stpcon) fbh, set 1,bank 0, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb stop control bits: other values = disable stop instruction 10100101 = enable stop instruction figure 7-5. stop control register (stpcon)
S3C830A/p830a reset reset and power-down 8- 1 8 reset reset and power-down system reset overview during a power-on reset, the voltage at v dd goes to high level and the reset pin is forced to low level. the reset signal is input through a s chmitt trigger circuit where it is then synchronized with the cpu clock. this procedure brings the S3C830A into a known operating status. to allow time for internal cpu clock oscillation to stabilize, the reset pin must be held to low level for a minimum time interval after the power supply comes within tolerance. the minimum required time of a reset operation for oscillation stabilization is 1 millisecond. whenever a reset occurs during normal operation (that is, when both v dd and reset are high level), the reset pin is forced low level and the reset operation starts. all system and peripheral control registers are then reset to their default hardware values in summary, the following sequence of events occurs during a reset operation: ? all interrupt is disabled. ? the watchdog function (basic timer) is enabled. ? ports 0 -3 are set to input mode , and all pull-up resistors are disabled for the i/o port. ? perip heral control and data register settings are disabled and reset to the ir default hardware values . ? the program counter (pc) is loaded with the program reset address in the rom, 0100h. ? when the programmed oscillation stabilization time interval has elapsed, the instruction stored in rom location 0100h (and 0101h) is fetched and executed. normal mode reset operation in normal (masked rom) mode, the test pin is tied to v ss . a reset enables access to the 48-kbyte on-chip rom. note to program the duration of the oscillation stabilization interval, you make the appropriate settings to the basic timer control register, btcon, before entering stop mode. also, if you do not want to use the basic timer watchdog function (which causes a system reset if a basic timer counter overflow occurs), you can disable it by writing " 1010b " to the upper nibble of btcon.
reset reset and power-down S3C830A/p830a 8- 2 hardware reset values table 8-1 , 8-2, 8-3 list the reset values for cpu and system registers, peripheral control registers, and peripheral data registers following a reset operation. the following notation is used to represent reset values: ? a "1" or a "0" shows the reset bit value as logic one or logic zero, respectively. ? an " x " means that the bit value is undefined after a reset. ? a dash ( " ? " ) means that the bit is either not used or not mapped , but read 0 is the bit value. table 8-1. S3C830A set 1 register and values after reset reset register name mnemonic address bit values a fter r r eset eset dec hex 7 6 5 4 3 2 1 0 locations d0h-d2h are not mapped. basic timer control register btcon 211 d3h 0 0 0 0 0 0 0 0 clock control register clkcon 212 d4h 0 0 0 0 0 0 0 0 system flags register flags 213 d5h x x x x x x 0 0 register pointer (high byte) rp0 214 d6h 1 1 0 0 0 ? ? ? register pointer (low byte) rp1 215 d7h 1 1 0 0 1 ? ? ? stack pointer (high byte) sph 216 d8h x x x x x x x x stack pointer (low byte) spl 217 d9h x x x x x x x x instruction pointer (high byte) iph 218 dah x x x x x x x x instruction pointer (low byte) ipl 219 dbh x x x x x x x x interrupt request register irq 220 dch 0 0 0 0 0 0 0 0 interrupt mask register imr 221 ddh x x x x x x x x system mode register sym 222 deh 0 ? ? x x x 0 0 register page pointer pp 223 dfh 0 0 0 0 0 0 0 0
S3C830A/p830a reset reset and power-down 8- 3 table 8 - 2 . S3C830A set 1, bank 0 register values after reset reset register name mnemonic address bit values a fter r r eset eset dec hex 7 6 5 4 3 2 1 0 timer 0 counter register t0cnt 224 e0h 0 0 0 0 0 0 0 0 timer 0 data register t0data 225 e1h 1 1 1 1 1 1 1 1 timer 0 control register t0con 226 e2h 0 0 0 0 0 0 0 0 timer 1 counter register t1cnt 227 e3h 0 0 0 0 0 0 0 0 timer 1 data register t1data 22 8 e 4 h 1 1 1 1 1 1 1 1 timer 1 control register t1con 22 9 e 5 h 0 0 0 0 0 0 0 0 interrupt pending register intpnd 23 0 e 6 h ? ? ? ? ? ? 0 0 location e7h is not mapped. watch timer control register wtcon 232 e8h 0 0 0 0 0 0 0 0 sio 0 control register sio0con 233 e9h 0 0 0 0 0 0 0 0 sio 0 data register sio0data 2 34 ea h 0 0 0 0 0 0 0 0 sio 0 prescaler register sio0ps 2 35 eb h 0 0 0 0 0 0 0 0 sio 1 control register sio1con 236 ec h 0 0 0 0 0 0 0 0 sio 1 data register sio1data 237 ed h 0 0 0 0 0 0 0 0 sio 1 prescaler register sio1ps 238 ee h 0 0 0 0 0 0 0 0 a/d converter control register adcon 239 ef h 0 0 0 0 0 0 0 0 a/d converter data register addata 240 f0h x x x x x x x x lcd control register lcon 241 f1h 0 0 0 0 0 0 0 0 lcd mode register lmod 242 f2h 0 0 0 0 0 0 0 0 if counter mode register ifmod 243 f3h ? ? ? ? 0 0 0 0 if counter 1 ifcnt1 244 f4h 0 0 0 0 0 0 0 0 if counter 0 ifcnt0 245 f5h 0 0 0 0 0 0 0 0 pll data register 1 plld1 246 f6h x x x x x x x x pll data register 0 plld0 247 f7h x x x x x x x x pll mode register pllmod 248 f8h (note) pll reference frequency register pllref 249 f9h (note) location fah is not mapped. stop control register stpcon 251 fbh 0 0 0 0 0 0 0 0 location fch is not mapped. basic timer data register btcnt 253 fdh 0 0 0 0 0 0 0 0 location feh is not mapped. interrupt priority register ipr 255 ffh x x x x x x x x note: refer to the corresponding register in the chapter 4.
reset reset and power-down S3C830A/p830a 8- 4 table 8 - 3 . S3C830A set 1, bank 1 register values after reset reset register name mnemonic address bit values a fter r r eset eset dec hex 7 6 5 4 3 2 1 0 port 0 control register (high byte) p0conh 224 e0h 0 0 0 0 0 0 0 0 port 0 control register (low byte) p0conl 225 e1h 0 0 0 0 0 0 0 0 port 0 pull-up resistors enable register p0pur 226 e2h 0 0 0 0 0 0 0 0 locations e3h is not mapped. port 1 control register (high byte) p1conh 228 e4h 0 0 0 0 0 0 0 0 port 1 control register (low byte) p1conl 229 e5h 0 0 0 0 0 0 0 0 port 1 interrupt control register p1int 230 e6h 0 0 0 0 0 0 0 0 port 1 interrupt pending register p1pnd 231 e7h 0 0 0 0 0 0 0 0 port 2 control register (high byte) p2conh 232 e8h 0 0 0 0 0 0 0 0 port 2 control register (low byte) p2conl 233 e9h 0 0 0 0 0 0 0 0 port 3 control register (high byte) p3conh 234 eah 0 0 0 0 0 0 0 0 port 3 control register (low byte) p3conl 235 ebh 0 0 0 0 0 0 0 0 port 3 pull-up resistors enable register p3pur 236 ech 0 0 0 0 0 0 0 0 port group 0 control register pg0con 237 edh 0 0 0 0 0 0 0 0 port group 1 control register pg1con 238 eeh 0 0 0 0 0 0 0 0 port group 2 control register pg2con 239 efh 0 0 0 0 0 0 0 0 port 0 data register p0 240 f0h 0 0 0 0 0 0 0 0 port 1 data register p1 241 f1h 0 0 0 0 0 0 0 0 port 2 data register p2 242 f2h 0 0 0 0 0 0 0 0 port 3 data register p3 243 f3h 0 0 0 0 0 0 0 0 port 4 data register p4 244 f4h 0 0 0 0 0 0 0 0 port 5 data register p5 245 f5h 0 0 0 0 0 0 0 0 port 6 data register p6 246 f6h 0 0 0 0 0 0 0 0 port 7 data register p7 247 f7h 0 0 0 0 0 0 0 0 port 8 data register p8 248 f8h 0 0 0 0 0 0 0 0 location f9h is not mapped. timer 2 counter (high byte) t2cnth 250 f9h 0 0 0 0 0 0 0 0 timer 2 counter (low byte) t2cntl 251 fbh 0 0 0 0 0 0 0 0 timer 2 data register (high byte) t2datah 252 fch 1 1 1 1 1 1 1 1 timer 2 data register (low byte) t2datal 253 fdh 1 1 1 1 1 1 1 1 timer 2 control register t2con 254 feh 0 0 0 0 0 0 0 0 location ffh is not mapped.
S3C830A/p830a reset reset and power-down 8- 5 power-down modes stop mode stop mode is invoked by the instruction stop ( opcode 7fh). in stop mode, the operation of the cpu and all peripherals is halted. that is, the on-chip main oscillator stops and the supply current is reduced to less than 3 m a. all system functions stop when the clock ?freezes?, but data stored in the internal register file is retained. stop mode can be released in one of two ways: by a reset or by external interrupts, for more details see figure 7- 3. note do not use stop mode if you are using an external clock source because x in input must be restricted internally to v ss to reduce current leakage. using reset reset to release stop mode stop mode is released when the reset signal is released and returns to high level: all system and peripheral control registers are reset to their default hardware values and the contents of all data registers are retained. a reset operation automatically selects a slow clock fxx/16 because clkcon.3 and clkcon.4 are cleared to '00b'. after the programmed oscillation stabilization interval has elapsed, the cpu starts the system initialization routine by fetching the program instruction stored in rom location 0100h. using an external interrupt to release stop mode e xternal interrupts with an rc-delay noise filter circuit can be used to release stop mode. which interrupt you can use to release stop mode in a given situation depends on the microcontroller?s current internal operating mode. the external interrupts in the S3C830A interrupt structure that can be used to release stop mode are: ? external interrupts p1.0?p1.7 (int0?int7) please note the following conditions for stop mode release: ? if you release s top mode using an external interrupt, the current values in system and peripheral control registers are unchanged except stpcon register. ? if you use an internal or external interrupt for s top mode release, you can also program the duration of the oscillation stabilization interval. to do this, you must make the appropriate control and clock settings before entering s top mode. ? when the stop mode is released by external interrupt, the clkcon.4 and clkcon.3 bit-pair setting remains unchanged and the currently selected clock value is used. ? the external interrupt is serviced when the stop mode release occurs. following the iret from the service routine, the instruction immediately following the one that initiated stop mode is executed. how to enter into stop mode handling stpcon register then writing stop instruction (keep the order). ld stpcon, #10100101b stop nop nop nop
reset reset and power-down S3C830A/p830a 8- 6 idle mode idle mode is i nvoked by the instruction idle ( opcode 6fh). in idle mode, cpu operations are halted while some peripherals remain active. during idle mode, the internal clock signal is gated away from the cpu, but all peripherals remain active. port pins retain the mode (input or output) they had at the time idle mode was entered. there are two ways to release idle mode : 1. execute a reset. all system and peripheral control registers are reset to their default values and the contents of all data registers are retained. the reset automatica lly selects the slow clock fxx/16 because clkcon.4 and clkcon.3 are cleared to ?00b?. if interrupts are masked, a reset is the only way to release idle mode. 2. activate any enabled i nterrupt , causing idle mode to be released. when you use an interrupt to release idle mode, the clkcon.4 and clkcon.3 register values remain unchanged, and the currently selected clock value is used. the interrupt is then serviced. when the return-from-interrupt (iret) occurs, the instruction immediately following the one that initiated idle mode is executed.
S3C830A/p830a i/o ports 9- 1 9 i/o ports overview the S3C830A microcontroller has four bit-programmable and five nibble-programmable i/o ports , p0?p8. the port 0?8 are all 8-bit ports. this gives a total of 72 i/o pins . each port can be flexibly configured to meet a pplication design requirements. the cpu accesses ports by directly wri ting or reading port registers. no special i/o instructions are required. all ports of the S3C830A can be configured to input or output mode and p4? p8 are shared with lcd segment signals. table 9-1 gives y ou a general overview of the S3C830A i/o port functions.
i/o ports S3C830A/p 830a 9- 2 table 9-1. S3C830A port configuration overview port configuration options 0 1-bit programmable i/o port . schmitt trigger input or push-pull, open-drain output mode selected by software; software assignable pull-up. alternately p0.1?p0.7 can be used as t0clk, t0cap, t0out/t0pwm, t1clk, t1out, t2clk, t2out. 1 1-bit programmable i/o port . schmitt trigger input or push-pull output mode selected by software; software assignable pull- up . p1.0?p1.7 can be used as inputs for external interrupts int0?int7 (with noise filter and interrupt control). 2 1-bit programmable i/o port . schmitt trigger input or push-pull output mode selected by software; software assignable pull- up. alternately p2.0?p2.3 can be used as ad0?ad3. 3 1-bit programmable i/o port . schmitt trigger input or push-pull, open-drain output mode selected by software; software assignable pull-up. alternately p3.0?p3.6 can be used as buz, sck0, so0, si0, sck1, so1, si1. 4 4-bit programmable i/o port . schmitt trigger input or push-pull, open-drain output mode selected by software; software assignable pull-up. p4.0?p4.7 can alternately be used as outputs for lcd segment signals. 5 4-bit programmable i/o port . schmitt trigger input or push-pull, open-drain output mode selected by software; software assignable pull-up. p5.0?p5.7 can alternately be used as outputs for lcd segment signals. 6 4-bit programmable i/o port . schmitt trigger input or push-pull, open-drain output mode selected by software; software assignable pull-up. p6.0?p6.7 can alternately be used as outputs for lcd segment signals. 7 4-bit programmable i/o port . schmitt trigger input or push-pull, open-drain output mode selected by software; software assignable pull-up. p7.0?p7.7 can alternately be used as outputs for lcd segment signals. 8 4-bit programmable i/o port . schmitt trigger input or push-pull, open-drain output mode selected by software; software assignable pull-up. p8.0?p8.7 can alternately be used as outputs for lcd segment signals.
S3C830A/p830a i/o ports 9- 3 port data registers table 9-2 gives you an overview of t he register locations of all nine S3C830A i/o port data registers. data registers for ports 0 , 1, 2, 3, 4, 5, 6, 7 and 8 have the general format shown in figure 9-1 . table 9-2. port data register summary register name mnemonic decimal hex location r/w port 0 data register p0 240 f0h set 1 , bank 1 r/w port 1 data register p1 241 f1h set 1 , bank 1 r/w port 2 data register p2 242 f2h set 1 , bank 1 r/w port 3 data register p3 243 f3h set 1 , bank 1 r/w port 4 data register p 4 244 f4h set 1 , bank 1 r/w port 5 data register p 5 245 f5h set 1 , bank 1 r/w port 6 data register p6 246 f6h set 1 , bank 1 r/w port 7 data register p7 247 f7h set 1 , bank 1 r/w port 8 data register p8 248 f8h set 1 , bank 1 r/w
i/o ports S3C830A/p 830a 9- 4 port 0 port 0 is an 8-bit i/o port with individually configurable pins. port 0 pins are accessed directly by writing or reading the port 0 data register, p0 at location f0h in set 1, bank 1. p0.0?p0.7 can serve inputs, as outputs (push pull or open-drain) or you can configure the following alternative functions: ? low-nibble pins (p0.1-p0.3): t0clk, t0cap, t0out/t0pwm ? high-nibble pins (p0.4-p0.7): t1clk, t1out, t2clk, t2out port 0 control register port 0 has two 8-bit control registers: p0conh for p0.4?p0.7 and p0conl for p0.0?p0.3. a reset clears the p0conh and p0conl registers to ?00h?, configuring all pins to input mode. you use control registers settings to select input or output mode (push-pull or open drain) and enable the alternative functions. when programming the port, please remember that any alternative peripheral i/o function you configure using the port 0 control registers must also be enabled in the associated peripheral module. port 0 pull-up resistor enable register (p0pur) using the port 0 pull-up resistor enable register, p0pur (e2h, set 1, bank 1), you can configure pull-up resistors to individual port 0 pins. port 0 control register, high byte e0h, set 1, bank 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb p0.7/t2out p0conh bit-pair pin configuration settings 00 01 10 11 alternative function (t1out, t2out) output mode, push-pull p0.6/t2clk p0.5/t1out p0.4/t1clk output mode, open-drain input mode (t1clk, t2clk) figure 9- 1. port 0 high-byte control register (p0conh)
S3C830A/p830a i/o ports 9- 5 port 0 control register, low byte e1h, set 1, bank 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb p0.3/t0out /t0pwm p0conl bit-pair pin configuration settings 00 01 10 11 alternative function (t0out, t0pwm) output mode, push-pull p0.2/t0cap p0.1/t0clk p0.0 output mode, open-drain input mode (t0cap, t0clk) figure 9-2. port 0 low-byte control register (p0conl) port 0 pull-up control register e2h, set 1, bank 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb p0pur bit configuration settings: 0 1 disable pull-up resistor p0.7 p0.6 p0.5 p0.4 p0.3 p0.2 p0.1 p0.0 enable pull-up resistor note: the corresponding pull-up resistor is disabled automatically, when a bit of port 0 is selected as output mode. figure 9-3. port 0 pull-up control register (p0pur)
i/o ports S3C830A/p 830a 9- 6 port 1 port 1 is an 8-bit i/o port that you can use two ways: ? general-purpose i/o ? external interrupt input s for int0?int7 port 1 is accessed directly by writing or reading the port 1 data register, p1 at location f1h in set 1, bank 1. note the port 1 inputs can be disabled by pg2con.5?.4 when the port is selected as input mode. refer to the pg2con register. port 1 control register (p1conh, p1conl) port 1 pins are configured individually by bit-pair settings in two control registers located in set 1, bank 1: p1conl (low byte, e5h) and p1conh (high byte, e4h). when you select output mode, a push-pull circuit is automatically configured. in input mode, three different selections are available: ? schmitt trigger input with interrupt generation on falling edges. ? schmitt trigger input with interrupt generation on rising edges. ? schmitt trigger input with interrupt generation on falling/rising edges. port 1 interrupt enable and pending registers (p1int, p1pnd) to process external interrupts at the port 1 pins, two additional control registers are provided: the port 1 interrupt enable register p1int (e6h, set 1, bank 1) and the port 1 interrupt pending register p1pnd (e7h, set 1, bank 1). the port 1 interrupt pending register p1pnd lets you check for interrupt pending conditions and clear the pending condition when the interrupt service routine has been initiated. the application program detects interrupt requests by polling the p1pnd register at regular intervals. when the interrupt enable bit of any port 1 pin is ?1?, a rising or falling edge at that pin will generate an interrupt request. the corresponding p1pnd bit is then automatically set to ?1? and the irq level goes low to signal the cpu that an interrupt request is waiting. when the cpu acknowledges the interrupt request, application software must the clear the pending condition by writing a ?0? to the corresponding p1pnd bit.
S3C830A/p830a i/o ports 9- 7 port 1 control register, high byte (p1conh) e4h, set 1, bank 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb p1.7 (int7) p1.6 (int6) p1.5 (int5) p1.4 (int4) p1conh bit-pair pin configuration 00 01 10 11 schmitt trigger input mode, pull-up, interrupt on falling edge schmitt trigger input mode, interrupt on rising edge schmitt trigger input mode, interrupt on rising or falling edge output mode, push-pull figure 9-4. port 1 high-byte control register (p1conh) port 1 control register, low byte (p1conl) e5h, set 1, bank 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb p1.3 (int3) p1.2 (int2) p1.1 (int1) p1.0 (int0) p1conl bit-pair pin configuration 00 01 10 11 schmitt trigger input mode, pull-up, interrupt on falling edge schmitt trigger input mode, interrupt on rising edge schmitt trigger input mode, interrupt on rising or falling edge output mode, push-pull figure 9-5. port 1 low-byte control register (p1conl)
i/o ports S3C830A/p 830a 9- 8 port 1 interrupt control register (p1int) e6h, set 1, bank 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb p1int bit configuration settings: 0 1 disable interrupt int7 int6 int5 int4 int3 int2 int1 int0 enable interrupt figure 9-6. port 1 interrupt control register (p1int) port 1 interrupt pending register (p1pnd) e7h, set 1, bank 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb p1pnd bit configuration settings: 0 1 pnd7 pnd6 pnd5 pnd4 pnd3 pnd2 pnd1 pnd0 interrupt request is not pending, pending bit clear when write 0 interrupt request is pending figure 9-7. port 1 interrupt pending register (p1pnd)
S3C830A/p830a i/o ports 9- 9 port 2 port 2 is an 8-bit i/o port that can be used for general-purpose i/o as a/d converter inputs, ad0?ad3. the pins are accessed directly by writing or reading the port 2 data register, p2 at location f2h in set 1, bank 1. to individually configure the port 2 pins p2.0?p2.7, you make bit-pair settings in two control registers located in set 1, bank 1: p2conl (low byte, e9h) and p2conh (high byte, e8h). in input mode, adc voltage input are also available. port 2 control register s two 8-bit control registers are used to configure port 2 pins: p2conl ( e9 h, set 1 , bank 1) for pins p2.0?p2.3 and p2conh ( e8 h, set 1 , bank 1) for pins p2.4?p2.7 . each byte contains four bit-pairs and each bit-pair configures one port 2 pin. the p2conh and the p2conl registers also control the alternative functions . port 2 control register, high byte (p2conh) e8h, set 1, bank 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb p2.7 p2.6 p2.5 p2.4 p2conh bit-pair pin configuration 00 01 10 11 input mode input mode, pull-up not available output mode, push-pull figure 9 -8 . port 2 high-byte c ontrol register (p2conh)
i/o ports S3C830A/p 830a 9- 10 port 2 control register,low byte (p2conl) e9h, set 1, bank 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb p2.2 (ad2) p2.1 (ad1) p2.0 (ad0) p2conl bit-pair pin configuration 00 01 10 11 alternative function (adc mode) output mode, push-pull input mode, pull-up p2.3 (ad3) input mode figure 9-9 . port 2 low-byte control register (p2con l )
S3C830A/p830a i/o ports 9- 11 port 3 port 3 is an 8-bit i/o port with individually configurable pins. port 3 pins are accessed directly by writing or reading the port 3 data register, p3 at location f3h in set 1, bank 1. p3.0?p3.7 can serve as inputs or as push- pull, open-drain outputs. you can configure the following alternative functions: ? buz, sck0, so0, si0, sck1, so1, and si1 port 3 control registers port 3 has two 8-bit control registers: p3conh for p3.4?p3.7 and p3conl for p3.0?p3.3. a reset clears the p3conh and p3conl registers to ?00h?, configuring all pins to input mode. you use control registers settings to select input or output mode, enable pull-up resistors, and enable the alternative functions. when programming this port, please remember that any alternative peripheral i/o function you configure using the port 3 control registers must also be enabled in the associated peripheral module. port 3 control register, high byte (p3conh) eah, set 1, bank 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb p3conh bit-pair pin configuration settings 00 01 11 output mode, open-drain output mode, push-pull input mode (sck1, si1) p3.4/sck1 p3.5/so1 p3.6/si1 p3.7 10 alternative function (sck1, so1) figure 9-10 . port 3 high-byte control register (p3conh)
i/o ports S3C830A/p 830a 9- 12 port 3 control register, low byte (p3conl) ebh, set 1, bank 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb p3.2/so0 p3.1/sck0 p3.0/buz p3conl bit-pair pin configuration settings 00 01 10 11 alternative function (buz, sck0, so0) output mode, push-pull output mode, open-drain p3.3/si0 input mode (sck0, si0) figure 9- 11 . port 3 low-byte control register (p3conl) port 3 pull-up control register ech, set 1, bank 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb p3pur bit configuration settings: 0 1 disable pull-up resistor p3.7 p3.6 p3.5 p3.4 p3.3 p3.2 p3.1 p3.0 enable pull-up resistor note: the corresponding pull-up resistor is disabled automatically, when a bit of port 3 is selected as output mode. figure 9-12. port 3 pull-up control register (p3pur)
S3C830A/p830a i/o ports 9- 13 port 4, 5 port 4 and 5 are 8-bit i/o ports with nibble configurable pins, respectively. port 4 and 5 pins are accessed directly by writing or reading the port 4 and 5 data registers, p4 at location f4h and p5 at location f5h in set 1, bank 1. p4.0?p4.7 and p5.0?p5.7 can serve as inputs (with or without pull-ups), as output (open drain or push-pull). and they can serve as segment pins for lcd, also. port group 0 control register port 4 and 5 have a 8-bit control register: pg0con.4?.7 for p4.0?p4.7 and pg0con.0?.3 for p5.0?p5.7. a reset clears the pg0con register to ?00h?, configuring all pins to input mode. output mode, push-pull port group 0 control register edh, set 1, bank 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb p4.4-p4.7 /seg35-seg32 p5.0-p5.3 /seg31-seg28 p5.4-p5.7 /seg27-seg24 pg0con bit-pair pin configuration settings 00 01 10 11 input mode, pull-up p4.0-p4.3 /seg39-seg36 input mode output mode, open-drain note: the shared i/o ports with lcd segments should be selected as one of two by lcon.3-.0. figure 9-13. port group 0 control register (pg0con)
i/o ports S3C830A/p 830a 9- 14 port 6, 7 port 6 and 7 are 8-bit i/o port with nibble configurable pins, respectively. port 6 and 7 pins are accessed directly by writing or reading the port 6 and 7 data registers, p6 at location f6h and p7 at location f7h in set 1, bank 1. p6.0?p6.7 and p7.0?p7.7 can serve as inputs (with or without pull-ups), as output (open drain or push-pull). and they can serve as segment pins for lcd also. port group 1 control register port 6 and 7 have a 8-bit control register: pg1con.4?.7 for p6.0?p6.7 and pg1con.0?.3 for p7.0?p7.7. a reset clears the pg1con register to ?00h?, configuring all pins to input mode. output mode, push-pull port group 1 control register eeh, set 1, bank 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb p6.4-p6.7 /seg19-seg16 p7.0-p7.3 /seg15-seg12 p7.4-p7.7 /seg11-seg8 pg1con bit-pair pin configuration settings 00 01 10 11 input mode, pull-up p6.0-p6.3 /seg23-seg20 input mode output mode, open-drain note: the shared i/o ports with lcd segments should be slelected as one of two by lcon.3-.0. figure 9-14. port group 1 control register (pg1con)
S3C830A/p830a i/o ports 9- 15 port 8 port 8 is an 8-bit i/o port with nibble configurable pins. port 8 pins are accessed directly by writing or reading the port 8 data register, p8 at location f8h in set 1, bank 1. p8.0?p8.7 can serve as inputs (with or without pull-ups), as output (open drain or push-pull). and they can serve as segment pins for lcd also. port group 2 control register port 8 has a 8-bit control register: pg2con for p8.0?p8.7. a reset clears the pg2con register to ?00h?, configuring all pins to input mode. output mode, push-pull port group 2 control register efh, set 1, bank 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb p8.0-p8.3 /seg7-seg4 p8.4-p8.7 /seg3-seg0 pg2con bit-pair pin configuration settings 00 01 10 11 input mode, pull-up not used input mode output mode, open-drain note: the shared i/o ports with lcd segments should be slelected as one of two by lcon.3-.0. p1.0-p1.3 input enable bit: 0: enable port 1.0-1.3 input 1: disable port 1.0-1.3 input p1.4-p1.7 input enable bit: 0: enable port 1.4-1.7 input 1: disable port 1.4-1.7 input figure 9-15. port group 2 control register (pg2con)
i/o ports S3C830A/p 830a 9- 16 notes
S3C830A/p830a basic timer and timer 0 10- 1 10 basic timer and timer 0 overview the S3C830A has two default timers: an 8-bit basic timer and one 8-bit general-purpose timer/counter. the 8 -bit timer/counter is called timer 0. basic timer (bt) you can use the basic timer (bt) in two different ways: ? as a watchdog timer to provide an automatic reset mechanism in the event of a system malfunction. ? to signal the end of the required oscillation stabilization interval after a reset or a stop mode release. the functional components of the basic timer block are: ? clock frequency divider ( f xx divided by 4096, 1024, 128, or 16) with multiplexer ? 8-bit basic timer counter, btcnt (set 1, bank 0, fdh, read-only) ? basic timer control register, btcon (set 1, d3h, read/write)
basic timer and timer 0 S3C830A/p8 30a 10- 2 basic timer control register (btcon) the basic timer control register, btcon, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or disable the watchdog timer function. it is located in set 1, address d3h, and is read/write addressable using register addressing mode. a reset clears btcon to ?00h?. this enables the watchdog function and selects a basic timer clock frequency of f xx /4096. to disable the watchdog function, you must write the signature code ?1010b? to the basic timer register control bits btcon.7?btcon.4. the 8-bit basic timer counter, btcnt (set 1, bank 0, fdh), can be cleared at any time during normal operation by writing a "1" to btcon.1. to clear the frequency dividers for all timers input clock, you write a "1" to btcon.0. basic timer control register (btcon) d3h, set 1, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb divider clear bit for all timers: 0 = no effect 1= clear dvider basic timer counter clear bit: 0 = no effect 1= clear btcnt basic timer input clock selection bits: 00 = f xx /4096 01 = f xx /1024 10 = f xx /128 11 = f xx /16 watchdog timer enable bits: 1010b = disable watchdog function other value = enable watchdog function figure 10-1. basic timer control register (btcon)
S3C830A/p830a basic timer and timer 0 10- 3 basic timer function description watchdog timer function you can program the basic timer overflow signal (btovf) to generate a reset by setting btcon.7?btcon.4 to any value other than ?1010b?. (the ?1010b? value disables the watchdog function.) a reset clears btcon to ?00h?, automatically enabling the watchdog timer function. a reset also selects the cpu clock (as determined by the current clkcon register setting), divided by 4096, as the bt clock. a reset whenever a basic timer counter overflow occurs. during normal operation, the application program must prevent the overflow, and the accompanying reset operation, from occurring. to do this, the btcnt value must be cleared (by writing a "1" to btcon.1) at regular intervals. if a system malfunction occurs due to circuit noise or some other error condition, the bt counter clear operation will not be executed and a basic timer overflow will occur, initiating a reset. in other words, during normal operation, the basic timer overflow loop (a bit 7 overflow of the 8-bit basic timer counter, btcnt) is always broken by a btcnt clear instruction. if a malfunction does occur, a reset is triggered automatically. oscillation stabilization interval timer function you can also use the basic timer to program a specific oscillation stabilization interval following a reset or when stop mode has been released by an external interrupt. in stop mode, whenever a reset or an internal and an external interrupt occurs, the oscillator starts. the btcnt value then starts increasing at the rate of fxx/4096 (for reset), or at the rate of the preset clock source (for an internal and an external interrupt). when btcnt.3 overflows, a signal is generated to indicate that the stabilization interval has elapsed and to gate the clock signal off to the cpu so that it can resume normal operation. in summary, the following events occur when stop mode is released: 1. during stop mode, a power-on reset or an internal and an external interrupt occurs to trigger the stop mode release and oscillation starts. 2. if a power-on reset occurred, the basic timer counter will increase at the rate of fx x /4096. if an internal and an external interrupt is used to release stop mode, the btcnt value increases at the rate of the preset clock source. 3. clock oscillation stabilization interval begins and continues until bit 3 of the basic timer counter overflows. 4. when a btcnt.3 overflow occurs, normal cpu operation resumes.
basic timer and timer 0 S3C830A/p8 30a 10- 4 note: during a power-on reset operation, the cpu is idle during the required oscillation stabilization interval (until bit 4 of the basic timer counter overflows). mux f xx /4096 div f xx /1024 f xx /128 f xx /16 f xx bits 3, 2 bit 0 basic timer control register (write '1010xxxxb' to disable) clear bit 1 reset or stop data bus 8-bit up counter (btcnt, read-only) start the cpu (note) ovf reset r figure 10-2. basic timer block diagram
S3C830A/p830a basic timer and timer 0 10- 5 8-bit timer/counter 0 timer/counter 0 has three operating modes, one of which you select using the appropriate t0con setting: ? interval timer mode ? capture input mode with a risin g or falling edge trigger at the p0.2 pin ? pwm mode timer/counter 0 has the following functional components: ? clock frequency divider ( fxx divided by 1024, 256, 64, 8, or 1) with multiplexer ? external clock input (p0.1, t0clk) ? 8-bit counter (t0cnt), 8-bit comparator, and 8-bit reference data register (t0data) ? i/o pins for capture input, match output, or pwm output (p0.2/t0cap, p0.3/t0out, p0.3/t0pwm) ? timer 0 overflow interrupt (irq0, vector e2h) and match/capture interrupt (irq0, vector e0h) genera tion ? timer 0 control register, t0con (set 1, e2h, bank 0, read/write) timer/counter 0 control register (t0con) you use the timer 0 control register, t0con, to ? select the timer 0 operating mode (interval timer, capture mode, or pwm mode) ? select the timer 0 input clock frequency ? clear the timer 0 counter, t0cnt ? enable the timer 0 overflow interrupt or timer 0 match/capture interrupt ? clear timer 0 match/capture interrupt pending condition
basic timer and timer 0 S3C830A/p8 30a 10- 6 t0con is located in set 1, bank 0, at address e2h, and is read/write addressable using register addressing mode. a reset clears t0con to ?00h?. this sets timer 0 to normal interval timer mode, selects an input clock frequency of fxx/1024, and disables all timer 0 interrupts. you can clear the timer 0 counter at any time during normal operation by writing a "1" to t0con.2. the timer 0 overflow interrupt (t0ovf) is interrupt level irq0 and has the vector address e2h. when a timer 0 overflow interrupt occurs and is serviced by the cpu, the pending condition is cleared automatically by hardware or must be cleared by software. to enable the timer 0 match/capture interrupt (irq0, vector e0h), you must write t0con.1 to "1". to detect a match/capture interrupt pending condition, the application program polls intpnd.1. when a "1" is detected, a timer 0 match or capture interrupt is pending. when the interrupt request has been serviced, the pending condition must be cleared by software by writing a "0" to the timer 0 match/capture interrupt pending bit, intpnd.1. timer 0 control register (t0con) e2h, set 1, bank 0, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb timer 0 counter clear bit: 0 = no effect 1 = clear the timer 0 counter (when write) timer 0 input clock selection bits: 000 = fxx/1024 001 = fxx/256 010 = fxx/64 011 = fxx/8 100 = fxx 101 = external clock (p0.1/t0clk) falling edge 110 = external clock (p0.1/t0clk) rising edge 111 = counter stop timer 0 operating mode selection bits: 00 = interval mode (p0.3/t0out) 01 = capture mode (capture on rising edge, counter running, ovf can occur) 10 = capture mode (capture on falling edge, counter running, ovf can occur) 11 = pwm mode (ovf and match interrupt can occur) timer 0 overflow interrupt enable bit: 0 = disable overflow interrupt 1 = enable overflow interrupt timer 0 match/capture interrupt enable bit: 0 = disable interrupt 1 = enable interrupt figure 10-3. timer 0 control register (t0con)
S3C830A/p830a basic timer and timer 0 10- 7 timer 0 interrupt pending register (intpnd) e6h, set 1, bank 0, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb not used timer 0 overflow interrupt pending bit: 0 = interrupt request is not pending, pending bit clear when write "0". 1 = interrupt request is pending timer 0 match/capture pending bit: 0 = interrupt request is not pending, pending bit clear when write "0". 1 = interrupt request is pending figure 10-4. timer 0 interrupt pending register (intpnd)
basic timer and timer 0 S3C830A/p8 30a 10- 8 timer 0 function description timer 0 interrupts (irq0, vectors e0h and e2h) the timer 0 can generate two interrupts: the timer 0 overflow interrupt (t0ovf), and the timer 0 match/ capture interrupt (t0int). t0ovf is belongs to interrupt level irq0, vector e2h. t0int also belongs to interrupt level irq0, but is assigned the separate vector address, e0h. a timer 0 overflow interrupt pending condition is automatically cleared by hardware when it has been serviced or should be cleared by software in the interrupt service routine by writing a ?0? to the intpnd.0 interrupt pending bit. however, the timer 0 match/capture interrupt pending condition must be cleared by the application?s interrupt service routine by writing a "0" to the intpnd.1 interrupt pending bit. interval timer mode in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 0 reference data register, t0data. the match signal generates a timer 0 match interrupt (t0int, vector e0h) and clears the counter. if, for example, you write the value "10h" to t0data, the counter will increment until it reaches ?10h?. at this point, the timer 0 interrupt request is generated, the counter value is reset, and counting resumes. with each match, the level of the signal at the timer 0 output pin is inverted (see figure 10-5). match signal m u x 8-bit up counter timer 0 buffer register 8-bit comparator timer 0 data register t0con.2 t0con.4-.3 intpnd.1 capture signal t0con.1 t0int (irq0) t0out (p0.3) pending interrupt enable/disable match r (clear) clk (match int) t0ovf figure 10-5. simplified timer 0 function diagram: interval timer mode
S3C830A/p830a basic timer and timer 0 10- 9 pulse width modulation mode pulse width modulation (pwm) mode lets you program the width (duration) of the pulse that is output at the t0pwm (p0.3) pin. as in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 0 data register. in pwm mode, however, the match signal does not clear the counter. instead, it runs continuously, overflowing at "ffh", and then continues incrementing from "00h". although you can use the match signal to generate a timer 0 overflow interrupt, interrupts are not typically used in pwm-type applications. instead, the pulse at the t0pwm (p0.3) pin is held to low level as long as the reference data value is less than or equal to ( ) the counter value and then the pulse is held to high level for as long as the data value is greater than ( > ) the counter value. one pulse width is equal to t clk 256 (see figure 10-6). match signal m u x 8-bit up counter timer 0 buffer register 8-bit comparator timer 0 data register t0con.2 t0con.4-.3 intpnd.1 capture signal t0con.1 t0int (irq0) t0pwm output (p0.3) pending interrupt enable/disable match t0ovf(irq0) clk t0ovf high level when data > counter, lower level when data < counter (match int) intpnd.0 t0con.0 (overflow int) figure 10-6. simplified timer 0 function diagram: pwm mode
basic timer and timer 0 S3C830A/p8 30a 10- 10 capture mode in capture mode, a signal edge that is detected at the t0cap (p0.2) pin opens a gate and loads the current counter value into the timer 0 data register. you can select rising or falling edges to trigger this operation. timer 0 also gives you capture input source: the signal edge at the t0cap (p0.2) pin. you select the capture input by setting the values of the timer 0 capture input selection bits in the port 0 control register, p0conl.5?.4, (set 1, bank 1, e1h). when p0conl.5?.4 is "00", the t0cap input is selected. both kinds of timer 0 interrupts can be used in capture mode: the timer 0 overflow interrupt is generated whenever a counter overflow occurs; the timer 0 match/capture interrupt is generated whenever the counter value is loaded into the timer 0 data register. by reading the captured data value in t0data, and assuming a specific value for the timer 0 clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the t0cap pin (see figure 10-7). m u x t0con.4-.3 intpnd.1 t0con.1 t0int (irq0) pending interrupt enable/disable match signal 8-bit up counter timer 0 data register clk t0con.4-.3 t0cap input (p0.2) (capture int) t0ovf(irq0) intpnd.0 t0con.0 (overflow int) figure 10-7. simplified timer 0 function diagram: capture mode
S3C830A/p830a basic timer and timer 0 10- 11 t0out t0pwm t0con.7-.5 m u x t0con.4-.3 intpnd.1 t0con.1 t0int m u x t0con.4-.3 t0cap timer 0 buffer register 8-bit comparator timer 0 data register 8-bit up counter (read-only) r 8 data bus 8 t0con.2 intpnd.0 t0con.0 t0ovf data bus (irq0) ovf match mux fxx/1024 fxx/256 fxx/64 fxx/8 fxx/1 clear (irq0) t0clk match signal t0con.2 t0ovf figure 10-8. timer 0 block diagram
basic timer and timer 0 S3C830A/p8 30a 10- 12 notes
S3C830A/p830a 8-bit timer 1 11- 1 11 8-bit timer 1 overview the 8-bit timer 1 is an 8-bit general-purpose timer. timer 1 has the interval timer mode by using the appropriate t1con setting. timer 1 has the following functional components: ? clock frequency divider ( fxx divided by 256, 64, 8 or 1) with multiplexer ? external clock input (p0.4/t1clk) ? 8-bit counter (t1cnt), 8-bit comparator, and 8-bit reference data register (t1data) ? timer 1 interrupt (irq1, vector e6h) generation ? timer 1 control register, t1con (set 1, bank 0, e5h, read/write) function description interval timer function the timer 1 can generate an interrupt, the timer 1 match interrupt (t1int). t1int belongs to interrupt level irq1, and is assigned the separate vector address, e6h. the t1int pending condition should be cleared by software when it has been serviced. even though t1int is disabled, the application?s service routine can detect a pending condition of t1int by the software and execute it?s sub-routine. when this case is used, the t1int pending bit must be cleared by the application subroutine by writing a ?0? to the t1con.0 pending bit. in interval timer mode, a match signal is generated when the counter value is identical to the values written to the timer 1 reference data registers, t1data. the match signal generates a timer 1 match interrupt (t1int, vector e6h) and clears the counter. if, for example, you write the value 10h to t1data and 0eh to t1con, the counter will increment until it reaches 10h. at this point, the timer 1 interrupt request is generated, the counter value is reset, and counting resumes.
8-bit timer 1 s3c83 0a/p830a 11- 2 timer 1 control register (t1con) you use the timer 1 control register, t1con, to ? enable the timer 1 operating (interval timer) ? select the timer 1 input clock frequency ? clear the timer 1 counter, t1cnt ? enable the timer 1 interrupt and clear timer 1 interrupt pending condition t1con is located in set 1, bank 0, at address e5h, and is read/write addressable using register addressing mode. a reset clears t1con to "00h". this sets timer 1 to disable interval timer mode, and disables timer 1 interrupt. you can clear the timer 1 counter at any time during normal operation by writing a ?1? to t1con.3 to enable the timer 1 interrupt (irq1, vector e6h), you must write t1con.2, and t1con.1 to "1". to detect an interrupt pending condition when t1int is disabled, the application program polls pending bit, t1con.0. when a "1" is detected, a timer 1 interrupt is pending. when the t1int sub-routine has been serviced, the pending condition must be cleared by software by writing a "0" to the timer 1 interrupt pending bit, t1con.0. timer 1 control register e5h, set 1, bank 0, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb timer 1 interrupt enable bit: 0 = disable interrupt 1 = enable interrupt timer 1 interrupt pending bit: 0 = no interrupt pending 0 = clear pending bit (when write) 1 = interrupt is pending timer 1 count enable bit: 0 = disable counting operation 1 = enable counting operation timer 1 counter clear bit: 0 = no affect 1 = clear the timer 1 counter (when write) timer 1 input clock selection bits: 000 = fxx/256 001 = fxx/64 010 = fxx/8 011 = fxx 111= external clock (t1clk) input not used figure 11-1. timer 1 control register (t1con)
S3C830A/p830a 8-bit timer 1 11- 3 block diagram timer 1 data register (read/write) timer 1 buffer register 8-bit comparator 8-bit up-counter (read only) match bit 3 t1int counter clear signal (t1con.3) only bits 7, 6, 5 m u x fxx/256 fxx/64 fxx/8 fxx/1 t1clk (p0.4) bit 2 clear bit 0 bit 1 irq1 pending r data bus 8 data bus 8 note: to be loaded t1data value to buffer register for comparing, t1con.3 bit must be set 1. figure 11-2. timer 1 functional block diagram
8-bit timer 1 s3c83 0a/p830a 11- 4 notes
S3C830A/p830a 16-bit timer 2 12- 1 12 16-bit timer 2 overview the 16-bit timer 2 is an 16-bit general-purpose timer. timer 2 has the interval timer mode by using the appropriate t2con setting. timer 2 has the following functional components: ? clock frequency divider ( fxx divided by 256, 64, 8 or 1) with multiplexer ? external clock input (t2clk) ? 16-bit counter (t2cnth/l), 16-bit comparator, and 16-bit reference data register (t2datah/l) ? timer 2 interrupt (irq1, vector e4h) generation ? timer 2 control register, t2con (set 1, bank 1, feh, read/write) function description interval timer function the timer 2 can generate an interrupt, the timer 2 match interrupt (t2int). t2int belongs to interrupt level irq1, and is assigned the separate vector address, e4h. the t2int pending condition should be cleared by software when it has been serviced. even though t2int is disabled, the application?s service routine can detect a pending condition of t2int by the software and execute it?s sub-routine. when this case is used, the t2int pending bit must be cleared by the application subroutine by writing a ?0? to the t2con.0 pending bit. in interval timer mode, a match signal is generated when the counter value is identical to the values written to the timer 2 reference data registers, t2data. the match signal generates a timer 2 match interrupt (t2int, vector e4h) and clears the counter. if, for example, you write the value 0010h to t2datah/l and 0eh to t2con, the counter will increment until it reaches 10h. at this point, the timer 2 interrupt request is generated, the counter value is reset, and counting resumes.
16-bit timer 2 S3C830A/p830 a 12- 2 timer 2 control register (t2con) you use the timer 2 control register, t2con, to ? enable the timer 2 operating (interval timer) ? select the timer 2 input clock frequency ? clear the timer 2 cou nter, t2cnth/l ? enable the timer 2 interrupt and clear timer 2 interrupt pending condition t2con is located in set 1, bank 1, at address feh, and is read/write addressable using register addressing mode. a reset clears t2con to "00h". this sets timer 2 to disable interval timer mode, and disables timer 2 interrupt. you can clear the timer 2 counter at any time during normal operation by writing a ?1? to t2con.3 to enable the timer 2 interrupt (irq1, vector e4h), you must write t2con.2, and t2con.1 to "1". to detect an interrupt pending condition when t2int is disabled, the application program polls pending bit, t2con.0. when a "1" is detected, a timer 2 interrupt is pending. when the t2int sub-routine has been serviced, the pending condition must be cleared by software by writing a "0" to the timer 2 interrupt pending bit, t2con.0. timer 2 control registers feh, set 1, bank 1 .7 .6 .5 .4 .3 .2 .1 .0 msb lsb timer 2 interrupt enable bit: 0 = disable interrupt 1 = enable interrupt timer 2 interrupt pending bit: 0 = no interrupt pending 0 = clear pending bit (when write) 1 = interrupt is pending timer 2 count enable bit: 0 = disable counting operation 1 = enable counting operation timer 2 counter clear bit: 0 = no affect 1 = clear the timer 2 counter (when write) timer 0 input clock selection bits: 000 = fxx/256 001 = fxx/64 010 = fxx/8 011 = fxx 111 = external clock (t2clk) input not used figure 12-1. timer 2 control register (t2con)
S3C830A/p830a 16-bit timer 2 12- 3 block diagram timer 2 data register (read/write) timer 2 buffer register 16-bit comparator 16-bit up-counter (read only) match bit 3 t2int counter clear signal (t2con.3) bits 7, 6, 5 m u x fxx/256 fxx/64 fxx/8 fxx/1 t2clk (p0.6) bit 2 clear bit 0 bit 1 irq1 pending r data bus 8 data bus 8 note: to be loaded t2datah/l value to buffer register for comparing, t2con.3 bit must be set 1. figure 12-2. timer 2 functional block diagram
16-bit timer 2 S3C830A/p830 a 12- 4 notes
S3C830A/p830a watch timer 13- 1 13 watch timer overview watch timer functions include real-time and watch-time measurement and interval timing for the system clock. to start watch timer operation, set bit 6 of the watch timer control register, wtcon.6 to "1". and if you want to service watch timer overflow interrupt (irq3, vector f2h), then set the wtcon.1 to ?1?. the watch timer overflow interrupt pending condition (wtcon.0) must be cleared by software in the application?s interrupt service routine by means of writing a "0" to the wtcon.0 interrupt pending bit. after the watch timer starts and elapses a time, the watch timer interrupt pending bit (wtcon.0) is automatically set to "1", and interrupt requests commence in 50 ms, 0.5 and 1-second intervals by setting watch timer speed selection bits (wtcon.3 ? .2). the watch timer can generate a steady 1 khz, 1.5 khz, 3 khz, or 6 khz signal to buz output pin for buzzer. by setting wtcon.3 and wtcon.2 to "11b", the watch timer will function in high-speed mode, generating an interrupt every 50 ms. high-speed mode is useful for timing events for program debugging sequences. the watch timer supplies the clock frequency for the lcd controller (f lcd ). therefore, if the watch timer is disabled, the lcd controller does not operate. watch timer has the following functional components: ? real time and watch-time measurement ? using a main system clock source only ? clock source generation for lcd controller (f lcd ) ? i/o pin for buzzer output frequency generator (p3.0, buz) ? timing tests in high-speed mode ? watch timer overflow interrupt (irq3, vector f2h) generation ? watch timer control register, wtcon (set 1, bank 0, e8h, read/write)
watch timer s3c830 a/p830a 13- 2 watch timer control register (wtcon) the watch timer control register, wtcon is used to select the watch timer interrupt time and buzzer signal, to enable or disable the watch timer function. it is located in set 1, bank 0 at address e8h, and is read/write addressable using register addressing mode. a reset clears wtcon to "00h". this disable the watch timer. so, if you want to use the watch timer, you must write appropriate value to wtcon. buzzer signal selection bits: 00 = 1 khz 01 = 1.5 khz 10 = 3 khz 11 = 6 khz watch timer control register (wtcon) e8h, set 1, bank 0, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb watch timer enable/disable bit: 0 = disable watch timer 1 = enable watch timer watch timer interrupt pending bit: 0 = interrupt request is not pending (clear pending bit when write"0") 1 = interrupt request is pending watch timer speed selection bits: 00 = set watch timer interrupt to 1 s 01 = set watch timer interrupt to 0.5 s 11 = set watch timer interrupt to 50 ms not used watch timer int enable/disable bit: 0 = disable watch timer int 1 = enable watch timer int figure 13-1. watch timer control register (wtcon)
S3C830A/p830a watch timer 13- 3 watch timer circuit diagram wtcon.2 wtcon.3 wtcon.4 wtcon.5 enable/disable selector circuit mux wtcon.0 wtint wtcon.1 buzzer output 50 msec 0.5 sec 1 sec 1 khz 1.5 khz 3 khz 6 khz f xx = main system clock (4.5 mhz) f w = watch timer clock frequency divider frequency dividing circuit f w 32.768 khz f xx f lcd (500 hz) wtcon.6 figure 13-2. watch timer circuit diagram
watch timer s3c830 a/p830a 13- 4 notes
S3C830A/p830a lcd controller/driver 14- 1 14 lcd controller/driver overview the S3C830A microcontroller can directly drive an up-to-20-digit (40-segment) lcd panel. the lcd block has the following components: ? lcd controller/driver ? display ram (00h?13h) for storing display data in page 7 ? 40 segment output pins (seg0?seg39) ? four common output pins (com0?com3) ? three lcd operating power supply pins (v lc0? v lc2 ) and bias pin for lcd driving voltage (v lcd ) ? lcd voltage dividing resistors bit settings in the lcd mode register, lmod, determine the lcd frame frequency, duty and bias, and lcd voltage dividing resistors. the lcd control register lcon turns the lcd display on and off and switches current to the lcd voltage dividing resistors for the display. lcd data stored in the display ram locations are transferred to the segment signal pins automatically without program control. lcd controller/ driver 8 8-bit data bus 1 3 4 40 bias v lc0 -v lc2 com0-com3 seg0-seg39 figure 14-1. lcd function diagram
lcd controller/driver S3C830A/p830a 14- 2 lcd circuit diagram v lc0 v lc1 v lc2 bias com2 com0 com3 lmod lcon timing controller 05h.1 05h.0 04h.7 04h.6 00h.3 00h.2 00h.1 00h.0 13h.4 13h.5 13h.6 13h.7 mux mux mux 8 8 8 8 8 f lcd com control com1 seg39/p4.0 seg38/p4.1 seg37/p4.2 seg36/p4.3 seg35/p4.4 seg34/p4.5 seg0/p8.7 seg16/p6.7 seg15/p7.0 seg14/p7.1 seg13/p7.2 seg12/p7.3 seg11/p7.4 segment driver notes: 1. f lcd = 500hz, 250hz, 125hz, and 62.5hz 2. the lcd display registers are in the page 7. lcd voltage control figure 14-2. lcd circuit diagram
S3C830A/p830a lcd c ontroller/driver 14- 3 lcd ram address area ram addresses 00h?13h of page 7 are used as lcd data memory. when the bit value of a display segment is "1", the lcd display is turned on; when the bit value is "0", the display is turned off. display ram data are sent out through segment pins seg0?seg39 using a direct memory access (dma) method that is synchronized with the f lcd signal. ram addresses in this location that are not used for lcd display can be allocated to general-purpose use. seg39 713h seg7 seg6 seg5 seg4 seg3 seg2 seg1 seg0 com3 com2 com1 com0 712h 711h 710h 70fh 70bh 707h 70eh 70dh 70ch 70ah 706h 705h 709h 708h 704h bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 0 bit 1 703h 702h 701h 700h figure 14-3. lcd display data ram organization
lcd controller/driver S3C830A/p830a 14- 4 lcd control register (lcon), f1h at bank 0 of set 1 table 14-1. lcd control register (lcon) organization lcon bit setting description lcon.7 0 lcd output is low and the current for dividing the resistors is cut off. 1 if lmod.3 = ?0?, lcd display is turned off. (all lcd segments are off signal output.) if lmod.3 = ?1?, output com and seg signals in display mode. lcon.6?.4 not used for the S3C830A. lcon.3?.0 0000 select lcd seg0?39. 0001 select lcd seg0?35/p4.0?4.3 as i/o port. 0010 select lcd seg0?31/p4 as i/o port. 0011 select lcd seg0?27/p4, p5.0?p5.3 as i/o port. 0100 select lcd seg0?23/p4, p5 as i/o port. 0101 select lcd seg0?19/p4, p5, p6.0?p6.3 as i/o port. 0110 select lcd seg0?15/p4, p5, p6 as i/o port. 0111 select lcd seg0?11/p4, p5, p6, p7.0?p7.3 as i/o port. 1000 select lcd seg0?7/p4, p5, p6, p7 as i/o port. 1001 select lcd seg0?3/p4, p5, p6, p7, p8.0?p8.3 as i/o port. 1010 all i/o port (p4?p8)
S3C830A/p830a lcd c ontroller/driver 14- 5 lcd mode register (lmod) the lcd mode control register lmod is mapped to ram address f2h at bank 0 of set 1. lmod controls these lcd functions: ? duty and bias selection (lmod.3?lmod.0) ? lcdck clock frequency selection (lmod.5?lmod.4) ? lcd voltage dividing resistors selection (lmod.6) ? lcd common signal enable or disable selection (lmod.7) the lcd clock signal, lcdck, determines the frequency of com signal scanning of each segment output. this is also referred to as the 'frame frequency.' since lcdck is generated by dividing the watch timer clock (fw), the watch timer must be enabled when the lcd display is turned on. reset clears the lmod register values to logic zero. this produces the following lcd control settings: ? display is turned off ? lcdck frequency is 62.5 hz (at fx = 4.5 mhz) from the watch timer clock. the lcd display can continue to operate during idle mode. table 14-2. lcd clock signal (lcdck) frame frequency lcdck frequency static 1/2 duty 1/3 duty 1/4 duty 62.5 hz 62.5 hz 31.3 hz 20.8 hz 15.6 hz 125 hz 125 hz 62.5 hz 41.7 hz 31.3 hz 250 hz 250 hz 125 hz 83.3 hz 62.5 hz 500 hz 500 hz 250 hz 166.7 hz 125 hz note: fx = 4.5 mhz
lcd controller/driver S3C830A/p830a 14- 6 table 14-3. lcd mode control register (lmod) organization, f2h at bank 0 of set 1 lmod.7 com signal enable/disable bit 0 enable com signal 1 disable com signal lmod.6 lcd voltage dividing resistors control bit 0 internal voltage dividing resistors 1 external voltage dividing resistors; internal voltage dividing resistors are off. lmod.5 lmod.4 lcd clock (lcdck) frequency 0 0 62.5 hz at fx = 4.5 mhz 0 1 125 hz at fx = 4.5 mhz 1 0 250 hz at fx = 4.5 mhz 1 1 500 hz at fx = 4.5 mhz lmod.3 lmod.2 lmod.1 lmod.0 duty and bias selection for lcd display 0 x x x lcd display off (lcd off signal output) 1 0 0 0 1/4 duty, 1/3 bias 1 0 0 1 1/3 duty, 1/3 bias 1 0 1 1 1/3 duty, 1/2 bias 1 0 1 0 1/2 duty, 1/2 bias 1 1 0 0 static table 14-4. maximum number of display digits per duty cycle lcd duty lcd bias com output pins maximum seg display static static com0 40 1/2 1/2 com0?com1 40 x 2 1/3 1/2 com0?com2 40 x 3 1/3 1/3 com0?com2 40 x 3 1/4 1/3 com0?com3 40 x 4
S3C830A/p830a lcd c ontroller/driver 14- 7 lcd drive voltage the lcd display is turned on only when the voltage difference between the common and segment signals is greater than v lcd . the lcd display is turned off when the difference between the common and segment signal voltages is less than v lcd. the turn-on voltage, + v lcd or - v lcd , is generated only when both signals are the selected signals of the bias. table 14-5 shows lcd drive voltages for static mode, 1/2 bias, and 1/3 bias. table 14-5. lcd drive voltage values lcd power supply static mode 1/2 bias 1/3 bias v lc0 v lcd v lcd v lcd v lc1 ? 1/2 v lcd 2/3 v lcd v lc2 ? 1/2 v lcd 1/3 v lcd v ss 0 v 0 v 0 v note: the lcd panel display may deteriorate if a dc voltage is applied that lies between the common and segment signal voltage. therefore, always drive the lcd panel with ac voltage. lcd com/seg signals the 40 lcd segment signal pins are connected to corresponding display ram locations at 00h?13h at page 7. the corresponding bits of the display ram are synchronized with the common signal output pins com0, com1, com2, and com3. when the bit value of a display ram location is "1", a select signal is sent to the corresponding segment pin. when the display bit is "0", a 'no-select' signal is sent to the corresponding segment pin. each bias has select and no-select signals. com-seg fr select non-select 1 frame com seg v lc0 v ss v lc0 v ss v lc0 v ss -v lc0 figure 14-4. select/no-select bias signals in static display mode
lcd controller/driver S3C830A/p830a 14- 8 fr select non-select 1 frame com v lc0 v lc1,2 v ss seg v ss com-seg v ss -v lc1,2 -v lc0 v lc0 v lc1,2 v lc0 v lc1,2 figure 14-5. select/no-select bias signals in 1/2 duty, 1/2 bias display mode fr select non-select 1 frame seg com com-seg v lc0 v ss v lc0 v ss v lc0 v ss -v lc0 figure 14-6. select/no-select bias signals in 1/3 duty, 1/3 bias display mode
S3C830A/p830a lcd c ontroller/driver 14- 9 static and 1/3 bias (v lcd = 3 v at v dd = 5 v) 1/2 bias (v lcd = 2.5 v at v dd = 5 v) notes: 1 . r = internal voltage dividing resistors. these resistors can be disconnected by lmod.6. 2. r' = external resistors 3. r'' = external resistor to adjust v lcd . lcon.7 v lc0 v lc1 v lc2 2r r r r v lcd = 3 v v dd bias pin v ss lcon.7 v lc0 v lc1 v lc2 2r r r r v lcd = 2.5 v v dd bias pin v ss u static and 1/3 bias (v lcd = 5 v at v dd = 5 v) lcon.7 v lc0 v lc1 v lc2 2r r r r v lcd = 5 v v dd bias pin v ss voltage dividing resistors adjustment lcon.7 v lc0 v lc1 v lc2 2r r r r v lcd v dd bias pin v ss r'' r' r' r' v lcd = , when lmod.6 = "1" 3 r' v dd r'' + 3r' figure 14-7. voltage dividing resistor circuit diagram
lcd controller/driver S3C830A/p830a 14- 10 notes
S3C830A/p830a a/d converter 15- 1 15 8-bit analog-to-digital converter overview the 8-bit a/d converter (adc) module uses successive approximation logic to convert analog levels entering at one of the four input channels to equivalent 8 -bit digital values. the analo g input level must lie between the av dd and v ss values. the a/d converter has the following components: ? analog comparator with successive approximation logic ? d/a converter logic (resistor string type) ? adc control register (adcon) ? four multiplexed analog data input pins (ad 0?ad3) ? 8-bit a/d conversion data output register (addata) ? 8 -bit digital input port (alternately, i/o port.) ? av dd pin is internally connected to v dd . function description to initiate an analog-to-digital conversion procedure, at first you must set with alternative function for adc input enable at port 2, the pin set with alternative function can be used for adc analog input. and you write the channel selection data in the a/d converter control register adcon.4?.5 to select one of the four analog input pins (ad0?3) and set the conversion start or enable bit, adcon.0. the read-write adcon register is located in set 1, bank 0, at address efh. the pins witch are not used for adc can be used for normal i/o. during a normal conversion, adc logic initially sets the successive approximation register to 80h (the approximate half-way point of an 8 -bit register). this register is then updated automatically during each conversion step. the successive approximation block performs 8-bit conversions for one input channel at a time. you can dynamically select different channels by manipulating the channel selection bit value (adcon.5?4) in the adcon register. to start the a/d conversion, you should set the enable bit, adcon.0. when a conversion is completed, adcon.3, the end-of-conversion(eoc) bit is automatically set to 1 and the result is dumped into the addata register where it can be read. the a/d converter then enters an idle state. remember to read the contents of addata before another conversion starts. otherwise, the previous result will be overwritten by the next conversion result. note because the a/d converter has no sample-and-hold circuitry, it is very important that fluctuation in the analog level at the ad0?ad3 input pins during a conversion procedure be kept to an absolute minimum. any change in the input level, perhaps due to noise, will invalidate the result. if the chip enters to stop or idle mode in conversion process, there will be a leakage current path in a/d block. you must use stop or idle mode after adc operation is finished.
a/d converter s3c8 30a/p830a 15- 2 conversion timing the a/d conversion process requires 5 steps (5 clock edges) to convert each bit and 10 clocks to set-up a/d conversion. therefore, total of 50 clocks are required to complete an 8-bit conversion: when fxx/8 is selected for conversion clock with an 4.5 mhz fxx clock frequency, one clock cycle is 1.78 us. each bit conversion requires 5 clocks, the conversion rate is calculated as follows: 5 clocks/bit 8 bits + set-up time = 50 clocks, 50 clock 1.78 us = 89 us at 0.56 mhz (4.5 mhz/8) note that a/d converter needs at least 25 m s for conversion time. a/d converter control register (adcon) the a/d converter control register, adcon, is located at address efh in set 1, bank 0. it has three functions: ? analog input pin selection (bits 4 and 5) ? end-of-conversion status detection (bit 3) ? adc clock selection (bits 2 and 1) ? a/d operation start or enable (bit 0 ) after a reset, the start bit is turned off. you can select only one analog input channel at a time. other analog input pins (ad0?ad3) can be selected dynamically by manipulating the adcon.4?5 bits. and the pins not used for analog input can be used for normal i/o function. start or enable bit: 0 = disable operation 1 = start operation a/d converter control register (adcon) efh, set 1, bank 0, r/w (eoc bit is read-only) .7 .6 .5 .4 .3 .2 .1 .0 msb lsb end-of-conversion bit: 0 = not complete conversion 1 = complete conversion always logic zero a/d input pin selection bits: ad0 .5 .4 ad1 ad2 ad3 0 0 0 1 1 0 1 1 clock selection bits: a/d input pin 00 01 10 11 f xx /16 f xx /8 f xx /4 f xx /1 .2.1 conversion clk figure 15-1. a/d converter control register (adcon)
S3C830A/p830a a/d converter 15- 3 conversion data register addata f0h, set 1, bank 0, read only .7 .6 .5 .4 .3 .2 .1 .0 msb lsb figure 15-2. a/d converter data register (addata) internal reference voltage levels in the adc function block, the analog input voltage level is compared to the reference voltage. the analog input level must remain within the range v ss to av dd (the av dd pin is internally connected with v dd ). different reference voltage levels are generated internally along the resistor tree during the analog conversion process for each conversion step. the reference voltage level for the first conversion bit is always 1/2 av dd . block diagram input pins ad0-ad3 (p2.0-p2.3) clock selector conversion result (addata f0h, set 1, bank 0) - + upper 8-bit is loaded to a/d conversion data register to adcon.3 (eoc flag) successive approximation logic & register av dd v ss analog comparator 8-bit d/a converter m u x adcon.4-5 (select one input pin of the assigned pins) p2conl (assign pins to adc input) adcon.0 (ad/c enable) adcon.0 (ad/c enable) . . . adcon.2-.1 figure 15-3. a/d converter functional block diagram
a/d converter s3c8 30a/p830a 15- 4 v ss S3C830A ad0-ad3 av dd reference voltage input analog input pin v dd v dd 10 m f 103 c 101 c + - (it is the same voltage with vdd only.) figure 15-4. recommended a/d converter circuit for highest absolute accuracy
S3C830A/p830a serial i/o interface 1 6- 1 1 6 serial i/o interfac e overview serial i/o modules, sio0 and sio1 can interface with various types of external device that require serial data transfer. the components of sio0 and sio1 function block are: ? 8-bit control register (s io0con, sio1con ) ? clock selector logic ? 8-bit data buffer (sio0data, sio1data) ? 8-bit prescaler (sio0ps, sio1ps) ? 3-bit serial clock counter ? serial data i/o pins (si0, so0, si1, so1) ? external clock input/output pins (sck0, sck1) the sio modules can transmit or receive 8-bit serial data at a frequency determined by its corresponding control register settings. to ensure flexible data transmission rates, you can select an internal or external clock source. programming procedure to program the sio modules, follow these basic steps: 1. configure the i/o pins at port (sck0/si0/so0, sck1/si1/so1) by loading the appropriate value to the p3conh and p3conl register if necessary. 2. load an 8-bit value to the sio0con and sio1con control registers to properly configure the serial i/o modules. in this operation, sio0con.2 and sio1con.2 must be set to "1" to enable the data shifters, respectively. 3. for interrupt generation, set the serial i/o interrupt enable bits (sio0con.1, sio1con.1) to "1", respectively. 4. when you transmit data to the serial buffer, write data to sio0data or sio1data and set sio0con.3 or sio1con.3 to 1, the shift operation starts. 5. when the shift operation (transmit/receive) is completed, the sio0 and sio1 pending bits (sio0con.0 and sio1con.0) are set to "1" and sio interrupt requests are generated, respectively.
serial i/o interface S3C830A/p830a 1 6- 2 sio0 and sio1 control registers (sio0con, sio1con) the control registers for serial i/o interface modules, sio0con, is located at e9h and sio1con, is located at ech in set 1, bank 0. they have the control settings for sio modules, respectively. ? clock source selection (internal or external) for shift clock ? interrupt enable ? edge selection for shift operation ? clear 3-bit counter and start shift operation ? shift operation (transmit) enable ? mode selection (transmit/receive or receive-only) ? data direction selection (msb first or lsb first) a reset clears the sio0con and sio1con values to "00h". this configures the corresponding modules with an internal clock source at the sck0 and sck1, selects receive-only operating mode, and clears the 3-bit counter, respectively. the data shift operation and the interrupt are disabled. the selected data direction is msb-first. serial i/o module control register (sio0con) e9h, set 1, bank 0, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb sio0 interrupt enable bit: 0 = disable sio0 interrupt 1 = enable sio0 interrupt sio0 interrupt pending bit: 0 = no interrupt pending 0 = clear pending condition (when write) 1 = interrupt is pending sio0 shift operation enable bit: 0 = disable shifter and clock counter 1 = enable shifter and clock counter shift clock edge selection bit: 0 = t x at falling edeges, rx at rising edges. 1 = t x at rising edeges, rx at falling edges. data direction control bit: 0 = msb-first mode 1 = lsb-first mode sio0 mode selection bit: 0 = receive only mode 1 = transmit/receive mode sio0 counter clear and shift start bit: 0 = no action 1 = clear 3-bit counter and start shifting sio0 shift clock selection bit: 0 = internal clock (p.s clock) 1 = external clock (sck0) figure 1 6- 1. serial i/o module control register (sio0con)
S3C830A/p830a serial i/o interface 1 6- 3 serial i/o module control register (sio1con) ech, set 1, bank 0, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb sio1 interrupt enable bit: 0 = disable sio0 interrupt 1 = enable sio0 interrupt sio1 interrupt pending bit: 0 = no interrupt pending 0 = clear pending condition (when write) 1 = interrupt is pending sio1 shift operation enable bit: 0 = disable shifter and clock counter 1 = enable shifter and clock counter shift clock edge selection bit: 0 = t x at falling edeges, rx at rising edges. 1 = t x at rising edeges, rx at falling edges. data direction control bit: 0 = msb-first mode 1 = lsb-first mode sio1 mode selection bit: 0 = receive only mode 1 = transmit/receive mode sio1 counter clear and shift start bit: 0 = no action 1 = clear 3-bit counter and start shifting sio1 shift clock selection bit: 0 = internal clock (p.s clock) 1 = external clock (sck1) figure 1 6-2. serial i/o module control register (sio1con)
serial i/o interface S3C830A/p830a 1 6- 4 sio0 and sio1 pre-scaler register (sio0ps, sio1ps) the prescaler registers for serial i/o interface modules, sio0ps and sio1ps, are located at ebh and eeh in set 1, bank 0, respectively. the values stored in the sio0 and sio1 pre-scale registers, sio0ps and sio1ps, lets you determine the sio0 and sio1 clock rate (baud rate) as follows, respectively: baud rate = input clock (fxx/4)/(pre- scaler value + 1), or sck0 and sck1 input clock. sio0 pre-scaler register (sio0ps) ebh, set 1, bank 0, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb baud rate = (f xx /4)/(sio0ps + 1) figure 16-3. sio0 pre- scaler register (sio0ps) sio1 pre-scaler register (sio1ps) eeh, set 1, bank 0, r/w .7 .6 .5 .4 .3 .2 .1 .0 msb lsb baud rate = (f xx /4)/(sio1ps + 1) figure 16-4. sio1 pre- scaler register (sio1ps)
S3C830A/p830a serial i/o interface 1 6- 5 sio0 block diagram sio0 int pending 3-bit counter clear sio0con.0 fxx /2 sio0ps (ebh, bank 0) sck0 sio0con.7 sio0con.1 (interrupt enable) clk si0 sio0con.3 data bus so0 m u x 1/2 8-bit p.s. irq2 8 8-bit sio0 shift buffer (sio0data, eah, bank 0) clk sio0con.4 (edge select) sio0con.5 (mode select) sio0con.2 (shift enable) sio0con.6 (lsb/msb first mode select) figure 16-5. sio0 functional block diagram sio1 int pending 3-bit counter clear sio1con.0 fxx /2 sio1ps (eeh, bank 0) sck1 sio1con.7 sio1con.1 (interrupt enable) clk si1 sio1con.3 data bus so1 m u x 1/2 8-bit p.s. irq2 8 8-bit sio1 shift buffer (sio1data, edh, bank 0) clk sio1con.4 (edge select) sio1con.5 (mode select) sio1con.2 (shift enable) sio1con.6 (lsb/msb first mode select) figure 16-6. sio1 functional block diagram
serial i/o interface S3C830A/p830a 1 6- 6 serial i/o timing diagram (sio0, sio1) so0/so1 transmit complete irq2 set sio0con.3 or sio1con.3 do7 do6 do5 do4 do3 do2 do1 do0 di7 di6 di5 di4 di3 di2 di1 di0 si0/si1 sck0/sck1 figure 16-7 . serial i/o timing in transmit/receive mode ( tx at falling, sio0con.4 or sio1con.4 = 0) irq2 do7 do6 do5 do4 do3 do2 do1 do0 di7 di6 di5 di4 di3 di2 di1 di0 sck0/sck1 transmit complete si0/si1 so0/so1 set sio0con.3 or sio1con.3 figure 16-8 . serial i/o timing in transmit/receive mode ( tx at rising, sio0con.4 or sio1con.4 = 1)
S3C830A/p830a low voltage reset 1 7- 1 1 7 low voltage reset overview the low voltage reset block is useful for an system reset under the specific voltage of system. the components of lvr block are: ? lvren pin ? reference voltage generator ? voltage divider ? comparator ? glitch filter lvren pin a lvren pin is used to enable or disable lvr function. the lvr function is disabled when the lvren pin is connected to v ss and is enabled when the lvren pin is connected to v dd . block diagram start up reference voltage generator voltage divider comparator glitch filter reset figure 17-1. low voltage reset block diagram
low voltage reset s 3c830a/p830a 1 7- 2 notes
S3C830A/p830a pll fr equency synthesizer 18- 1 1 8 pll frequency synthesizer overview the phase locked loop (pll) frequency synthesizer locks medium frequency (mf), high frequency (hf), and very high frequency (vhf) signals to a fixed frequency using a phase difference comparison system. as shown in figure 18-1, the pll frequency synthesizer consists of an input selection circuit, programmable divider, phase detector, reference frequency generator, and a charge pump. input circuit v coam v cofm pllmod plld (16-bit) input circuit prescaler swallow counter 1 2 nf 4 selector programmable counter 12 phase comparator charge pump unlock detector ulfg reference frequency generator pllref eo0, eo1 pllmod.6-.7 pllmod.6 pllmod.7 figure 18-1. block diagram of the pll frequency synthesizer
pll frequency synthesizer S3C830A/p830a 18- 2 pll frequency synthesizer function the pll frequency synthesizer divides the signal frequency at the v coam or v cofm pin using the programmable divider. it then outputs the phase difference between the divided frequency and reference frequency at the eo0 and eo1 pin. note the pll frequency synthesizer operates only when the ce pin is high level. when the ce pin is low level, the synthesizer is disable. input selection circuit the input selection circuit consists of the v coam pin and v cofm pins, an fm/am selector, and two amplifiers. the input selection circuit selects the frequency division method and the input pin of the pll frequency. you can choose one of two frequency division methods using the pll mode register: 1) direct frequency division method, or 2) pulse swallow method. the pll mode register is also used to select the v coam or v cofm pin as the frequency input pin. programmable divider the programmable divider divides the frequency of the signal from the v coam and v cofm pins in accordance with the values contained in the swallow counter and programmable counter. the programmable divider consists of prescalers, a swallow counter, and a programmable counter. when the pll operation starts, the contents of the pll data registers (plld0?plld1) and the nf bit in the pllmod register are automatically loaded into the 12-bit programmable counter and the 5-bit swallow counter. when the 12-bit programmable down counter reaches zero, the contents of the data register are automatically reloaded into the programmable counter and the swallow counter for the next counting operation. if you modify the data register value while the pll is operating, the new values are not immediately loaded into the two counters; the new data are loaded into the two counters when the current count operation has been completed. the contents of the data register undetermined after initial power-on. however, the data register retains its current value when the reset operation is initiated by an external reset or a change in level at the ce pin. the swallow counter is a 5-bit binary down counter; the programmable counter is a 12-bit binary down counter. the swallow counter is for fm mode only. the swallow counter and programmable counter start counting down simultaneously. when the swallow counter starts counting down, the 1/33 prescaler is selected. when the swallow counter reaches zero, it stop operation and selects the 1/32 prescaler.
S3C830A/p830a pll fr equency synthesizer 18- 3 pll data register (plld) the frequency division value of the swallow counter and programmable counter is set in the pll data register (plld0-plld1). pll data register configuration is shown in figure 18-2. programmable counter (upper 12 bits) 16 15 14 4 13 12 11 10 9 8 7 6 5 3 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 plld1 (f6h, bank 0, set 1) pllmod.5 (nf) 2 1 0 swallow counter (lower 5 bits) plld plld0 (f7h, bank 0, set 1) figure 18-2. pll register configuration direct frequency division and pulse swallow formulas in the direct frequency division method, the upper 12 bits are valid. in the pulse swallow method, all 16 bits are valid. the upper 12 bit are set in the programmable counter and the lower 4 bits and the nf bit are set in the swallow counter. the frequency division formulas for both methods, as set in the pll data register, are shown below: ? direct frequency division (am) is f r = fv coam n where the frequency division value (n) is 12 bits; fv coam = input frequency at the v coam pin ? pulse swallow s ystem (fm) is f r = fv cofm (n 32+m) where the frequency division values (n and m) are 12 bits and 5 bits, respectively; fv cofm = input frequency at the v cofm pin.
pll frequency synthesizer S3C830A/p830a 18- 4 reference frequency generator the reference frequency generator produce reference frequency which are then compared by the phase comparator. as shown in figure 18-3, the reference frequency generator divides a crystal oscillation frequency of 4.5 mhz and generates the reference frequency (f r ) for the pll frequency synthesizer. using the pllref register, you can select from ten different reference frequencies. selector pllref 1 khz data bus to phase detector 8 4 frequency divider 3 khz 5 khz 6.25 khz 50 khz 100 khz 4.5 mhz figure 18-3. reference frequency generator
S3C830A/p830a pll fr equency synthesizer 18- 5 pll mode register (pllmod) the pll mode register (pllmod) is used to start and stop pll operation. pllmod values also determine the frequency dividing method. pllmod pllmod.7 pllmod.6 nf not used pllmod.3 pllmod.2 pllmod.1 pllmod.0 pllmod.7 selects the frequency dividing method. the basic configuration for the two frequency dividing methods are as follows: direct method ? used for am mode ? swallow counter is not used ? v coam pin is selected for input pulse swallow method ? used for fm mode ? swallow counter is used ? v cofm pin is selected for input the input frequency at the v coam or v cofm pin is divided by the programmable divider. the frequency division value of the programmable divider is written to the pll data register. when the pulse swallow method is selected by setting pllmod.7, the input signal is first divided by a 1/32 or 1/33 prescaler and the divided frequency is input to the programmable divider. table 18-1 shows pllmod organization.
pll frequency synthesizer S3C830A/p830a 18- 6 table 18-1. pllmod organization pll enable and intif/intce interrupt control bits pllmod.6 0 disable pll. 1 enable pll. pllmod.3 0 disable intif interrupt. 1 enable intif interrupt. pllmod.2 0 intif interrupt is not pending (when read).; clear intif pending bit (when write). 1 intif interrupt is pending (when read). pllmod.1 0 disable intce interrupt requests at ce pin. 1 enable intce interrupt requests at ce pin. pllmod.0 0 intce interrupt is not pending (when read).; clear intce pending bit (when write). 1 intce interrupt is pending (when read). frequency division method selection bit pllmod.7 frequency division method selected pin input voltage input frequency division value 0 direct method for am v coam selected; v cofm pulled low 300mv pp 0.5?30 mhz 16 to (2 12 ?1) 1 pulse swallow method for fm v cofm selected; v coam pulled low 300mv pp 30?150 mhz 2 10 to (2 17 ?2) note: the nf bit, a one-bit frequency division value, is written to bit 0 in the swallow counter.
S3C830A/p830a pll fr equency synthesizer 18- 7 pll reference frequency selection register (pllref) the pll reference frequency selection register (pllref) used to determine the reference frequency. you can select one of ten reference frequencies by setting bits pllref.3-pllref.0 to the appropriate value. pllref pllref.7 pllref.6 pllref.5 pllref.4 pllref.3 pllref.2 pllref.1 pllref.0 you can select one of the reference frequencies by setting bits pllref.3?pllref.0. table 18-2. pllref register organization pllref.3 pllref.2 pllref.1 pllref.0 reference frequency selection 0 0 0 0 select 1 khz as reference frequency 0 0 0 1 select 3 khz as reference frequency 0 0 1 0 select 5 khz as reference frequency 0 0 1 1 select 6.25 khz as reference frequency 0 1 0 0 select 9 khz as reference frequency 0 1 0 1 select 10 khz as reference frequency 0 1 1 0 select 12.5 khz as reference frequency 0 1 1 1 select 25 khz as reference frequency 1 0 0 0 select 50 khz as reference frequency 1 0 0 1 select 100 khz as reference frequency
pll frequency synthesizer S3C830A/p830a 18- 8 phase detector, charge pump, and unlock detector the phase comparator compare the phase difference between divided frequency (f n ) output from the programmable divider and the reference frequency (f r ) output from the reference frequency generator. the charge pump outputs the phase comparator?s output from error output pins eo0 and eo1. the relation between the error output pin, divided frequency f n , and reference frequency f r is shown below: f r > f n = low level output f r < f n = high level output f r = f n = floating level a pll operation starts when a value is loaded to the pllmod register, the pll unlock flag (ulfg) in the pll reference register, pllref, provides status information regarding the reference frequency and divided frequency. the unlock detector detects the unlock state of the pll frequency synthesizer. the unlock flag in the pllref register is set to ?1? in an unlock state. when ulfg = ?0?, the pll locked state is selected. pllref.7?.4 ulfg cefg ifcfg pofg f9h at bank 0 of set 1 the ulfg flag is set continuously at a period of reference frequency f r by the unlock detector. you must therefore read the ulfg flag in the pllref register at periods longer than 1/f r of the reference frequency. ulfg is reset wherever it is read. pll operation is controlled by the state of the ce (chip enable) pin. the pll frequency synthesizer is disabled and the error output pin is set to floating state whenever the ce pin is low. when ce pin is high level, the pll operates normally. the chip enable flag in the pllref register, cefg, provides the status of the current level of the ce pin. whenever the state of the ce pin goes from low to high, the cefg flag is set to ?1? and a ce reset operation occurs. when the ce pin goes from high to low, the cefg flag is cleared to ?0? and a ce interrupt is generated. the power on flag in the pllref register, pofg, is set by initiated power-on reset, but it is not set when a reset occurs on the normal operation. the pofg flag is cleared to ?0? by writing ?0? to pofg flag bit in pllref.
S3C830A/p830a pll fr equency synthesizer 18- 9 using the pll frequency synthesizer this section describes the steps you should follow when using the pll direct frequency division method and the pulse swallow method. in each case, you must make the following selections in this order: 1. frequency division method: direct frequency division (am) or pulse swallow (fm) 2. input pin: v coam or v cofm 3. reference frequency: f r 4. frequency division value: n direct frequency division method select the direct frequency division method by writing a ?0? to pllmod.7. the vcoam pin is configured for input when you select the direct frequency division method. select the reference frequency by writing the appropriate values to the pllref register. the frequency division value is n = fv coam f r where fv coam is the input frequency at the v coam pin, and f r is the reference frequency. example: the following data are used to receive an am-band broadcasting station: receive frequency: 1422 khz reference frequency: 9 khz intermediate frequency: + 450 khz the frequency division value n is calculated as follows: n = fv coam f r = (1422+450) 10 3 9 10 3 = 208 (decimal) = 0d0h (hexadecimal) you would modify the pll data register and pllmod.7?.4 register as follows: 1 x 0 plld1 plld0 plmod.7-.4 note: in the direct method, the contents of plld0.3-plld0.0 and nf are not evaluated. 0 0 0 0 1 1 0 1 0 0 0 0 x x x x 0 0 d 0 nf
pll frequency synthesizer S3C830A/p830a 18- 10 pulse swallow method 1. select the pulse swallow method by writing a ?1? to pllmod.7. 2. the vcofm pin is configured for input when you select the pulse swallow method. 3. select the referenc e frequency by writing the appropriate value to the pllref register. 4. calculate the frequency division value as follows: 32n + m = fv cofm f r where fv cofm is the input frequency at the v cofm pin, and f r is the reference frequency, n is the quotient of fv cofm 32f r and m is the remainder of fv cofm 32f r . example: the following data are used to receive an fm-band broadcasting station: receive frequency: 100.0 mhz reference frequency: 25 khz intermediate frequency: 10.7 mhz the frequency division value n and m are calculated as follows: fv cofm f r = (100.0 + 10.7) 10 6 25 10 3 = 4428 = 138 32 + 12 n = 138 (decimal) = 8ah (hexadecimal) m = 12 (decimal) = 0c (hexadecimal) you would modify the pll data register and pllmod.7?.4 register as follows: plld1 nf plld0 pllmod.7-.4 0 0 0 0 1 0 0 0 1 0 1 0 0 1 1 0 0 1 0 0 1 0 8 a c 0
S3C830A/p830a intermediate freq uency counter 19- 1 1 9 intermediate frequency co unter overview the S3C830A uses an intermediate frequency counter (ifc) to counter the frequency of the am or fm signal at fmif or amif pin. the ifc block consists of a 1/2 divider, gate control circuit, ifc mode register (ifmod) and a 16-bit binary counter. the gate control circuit, which controls the frequency counting time, is programmed using the ifmod register. four different gate times can be selected using ifmod register settings. during gate time, the 16-bit ifc counts the input frequency at the fmif or amif pins. the fmif or amif pin input signal for the 16-bit counter is selected using ifmod register settings. the 16-bit binary counter (ifcnt1-ifcnt0) can be read by 8-bit register addressing mode only. when the fmif pin input signal is selected, the signal is divided by two. when the amif pin input signal is directly connected to the ifc, it is not divided. by setting ifmod register, the gate is opened for 1-ms, 4-ms, or 8-ms periods. during the open period of the gate, input frequency is counted by the 16-bit counter. when the gate is closed, the counting operation is complete, and an interrupt is generated. 1/2 divider selector gate control circuit if counter (16 bit) 1 ms 4 ms 8 ms 8 ifmod amif fmif 0 1 2 3 gate signal generator data bus data bus 1khz internal signal irq7 figure 19-1. if counter block diagram
intermediate frequency counter S3C830A/ p830a 1 9- 2 ifc mode register (ifmod) the ifc mode register (ifmod) is a 8-bit register that is used to select the input pin and gate time. setting ifmod register reset ifc value and ifc gate flag value, and starts ifc operation. you use the ifmod register to select the amif or fmif input pin and the gate time. ifmod ifmod.3 ifmod.2 ifmod.1 ifmod.0 f3h at bank 0 of set 1 ifc operation starts when you select amif or fmif as the ifc input pin. a reset operation clears all ifmod values to ?0?. table 1 9-1 . ifmod organization pin selection bits ifmod.3 ifmod.2 effect of control setting 0 0 ifc is disabled; fmif/amif are pulled down and fmif/ amif's feed-back resistor are off. 0 1 enable ifc operation; amif pin is selected; fmif is pulled down and fmif's feed-back resistor is off. 1 0 enable ifc operation; fmif is selected; amif is pulled down and amif's feed- back resistor is off. 1 1 enable ifc operation; both amif and fmif are selected. gate time select bits ifmod.1 ifmod.0 select gate time 0 0 gate time is 1 ms. 0 1 gate time is 4 ms. 1 0 gate time is 8 ms. 1 1 gate is open ifc gate flag register (pllref.5) pllref.7-.4 ulfg cefg ifcfg pofg f9h at bank 0 of set 1 when ifc operation is started by setting ifmod, the ifc gate flag (ifcfg) is cleared to ?0?. after a specified gate time has elapsed, the ifcfg bit is automatically set to ?1?. this lets you check whether a ifc counting operation has been completed or not. the ifc interrupt can also be used to check whether or not a ifc counting operation is complete.
S3C830A/p830a intermediate freq uency counter 19- 3 gate times when you write a value to ifmod, the ifc gate is opened for a 1-millisecond, 4-millisecond, or 8-millisecond interval, setting with a rising clock edge. when the gate is open, the frequency at the amif or fmif pin is counted by the 16-bit counter. when the gate closes, the ifc gate flag (ifcfg) is set to ?1?. an interrupt is then generated and the ifc interrupt pending bit (pllmod.2) is set. figure 19-2 shows gate timings with a 1-khz internal clock. clock (1 khz) 1 ms gate time 4 ms 8 ms ifmod is written; ifcfg flag is cleared to "0". counting ends; ifcfg flag is set to "1" and pllmod.2 is set to "1". counting period gate open here figure 19-2. gate timing (1,4, or 8 ms)
intermediate frequency counter S3C830A/ p830a 1 9- 4 selecting ?gate remains open? if you select ?gate remain open? (ifmod.0 and ifmod.1 = ?1?), the ifc counts the input signal during the open period of the gate. the gate closes the next time a value is written to ifmod. clock (1 khz) gate time gate is opened by writing ifmod counting period the gate closes when ifmod is rewritten ~ ~ ~ ~ figure 19-3. gate timing (when open) when you select ?gate remains open? as the gating time, you can control the opening and closing of the gate in one of two ways: ? set the gate time to a specific interval (1-ms, 4-ms, or 8-ms) by setting bits ifmod.1 and ifmod.0. gate time set ifmod.1 = ifmod.0 = "1" set non-open gate time (1-, 4-, 8-ms) by bit ifmod.1 and ifmod.0 ? disable ifc operation by clearing bits ifmod.3 and ifmod.2 to ?0?. this method lets the gate remain open, and stops the counting operation. gate time set ifmod.1 = ifmod.0 = "1" set ifmod.3 = ifmod.2 = "0", ifc counting operation is stopped.
S3C830A/p830a intermediate freq uency counter 19- 5 gate time errors a gate time error occurs whenever the gate signals are not synchronized to the interval instruction clock. that is, the ifc does not start counter operation until a rising edge of the gate signal is detected, even though the counter start instruction (setting bits ifmod.3 and ifmod.2) has been executed. therefore, there is a maximum 1-ms timing error (see figure 19-4). after you have executed the ifc start instruction, you can check the gate state at any time. please note, however that the ifc does not actually start its counting operation until stabilization time for the gate control signal has elapsed. clock (1 khz) actual counting period actual gate signal (1 ms) resulting gate signal 1ms gate time errors instruction execution (ifmod setting) figure 19-4. gate timing (1-ms error) counting errors the if counter counts the rising edges of the input signal in order to determine the frequency. if the input signal is high level when the gate is open, one additional pulse is counted. when the gate is close, however, counting is not affected by the input signal status. in other words, the counting error is ?+1, 0?.
intermediate frequency counter S3C830A/ p830a 1 9- 6 if counter (ifc) operation ifmod register bits 2 and 3 are used to select the input pin and to start or stop ifc counting operation. you stop the counting operation by clearing ifmod.2 and ifmod.3 to ?0?. the ifc retains its previous value until ifmod register values are specified. setting bits ifmod.3 and ifmod.2 starts the frequency counting operation. counting continues as long as the gate is open. the 16-bit counter value is automatically cleared to 0000h after it overflows (at ffffh), and continues counting from zero. the 16-bit count value (ifcnt1-ifcnt0) can be read by register addressing mode. a reset operation clears the counter to zero. ifcnt0 ifcnt0.7 ifcnt0.6 ifcnt0.5 ifcnt0.4 ifcnt0.3 ifcnt0.2 ifcnt0.1 ifcnt0.0 ifcnt1 ifcnt1.7 ifcnt1.6 ifcnt1.5 ifcnt1.4 ifcnt1.3 ifcnt1.2 ifcnt1.1 ifcnt1.0 when the specified gate open time has elapsed, the gate closes in order to complete the counter operation. at this time, the ifc interrupt pending bit (pllmod.2) is automatically set to ?1? and an interrupt is generated. the pending bit must be cleared to ?0? by software when the interrupt is serviced. the ifc gate flag (ifcfg) is set to ?1? at the same time the gate is closed. since the ifcfg flag is cleared to ?0? when ifc operation start, you can check the ifcfg flag to determine when ifc operation stops (that is, when the specified gate open time has elapsed). the frequency applied to fmif or amif pin is counted while the gate is open. the frequency applied to fmif pin is divided by 2 before counting. the relationship between the count value (n) and input frequencies f amif and f fmif is shown below. ? fmif pin input frequency is n (dec) t g f fmif = x 2 when tg = gate time (1 ms, 4 ms, 8 ms) ? amif pin input frequency is n (dec) t g f amif = when tg = gate time (1 ms, 4 ms, 8 ms) table 19-2 shows the range of frequency that you can apply to the amif and fmif pins. table 19-2. if counter frequency characteristics pin voltage level frequency range amif 300 m v pp (min) 0.1 mhz to 1 mhz fmif 300 m v pp (min) 5 mhz to 15 mhz
S3C830A/p830a intermediate freq uency counter 19- 7 input pin configuration the amif and fmif pins have built-in ac amplifiers (see figure 19-5). the dc component of the input signal must be stripped off by the external capacitor. when the amif or fmif pin is selected for the ifc function and the switch is turned on voltage of each pin increases to approximately 1/2 v dd after a sufficiently long time. if the pin voltage does not increase to approximately 1/2 v dd , the ac amplifier exceeds its operating range, possibly causing an ifc malfunction. to prevent this from occurring, you should program a sufficiently long time delay interval before starting the count operation. external frequency fmif amif c to internal counter sw figure 19-5. amif and fmif pin configuration
intermediate frequency counter S3C830A/ p830a 1 9- 8 ifc data calculation selecting the fmif pin for ifc input first, divide the signal at the fmif pin by 2, and then apply this value to the if counter. this means that the if counter value is equal to one-half of the input signal frequency. fmif input frequency (f fmif ): 10.7 mhz gate time (t g ): 8 ms ifc counter value (n): n = (f fmif /2) t g = 10.7 10 6 /2 8 10 -3 = 42800 = a730h bin 1 0 1 0 0 1 1 1 0 0 1 1 0 0 0 0 dec a 7 3 0 ifcnt ifcnt1 ifcnt0 selecting the amif pin for ifc input the signal at amif pin is directly input to the if counter. amif input frequency (f amif ): 450 khz gate time (t g ): 8 ms ifc counter value (n): n = (f amif ) t g = 450 10 3 8 10 -3 = 3600 = e10h bin 0 0 0 0 1 1 1 0 0 0 0 1 0 0 0 0 dec 0 e 1 0 ifcnt ifcnt1 ifcnt0
S3C830A/p830a electrical data 20- 1 20 electrical data overview in this chapter, S3C830A electrical characteristics are presented in tables and graphs. the information is arranged in the following order: ? absolute maximum ratings ? d.c. electrical characteristics ? a.c. electrical characteristics ? input/output capacitance ? data retention supply voltage in stop mode ? a/d converter electrical characteristics ? pll electrical characteristics ? low voltage reset electrical characteristics ? serial i/o timing characteristics ? oscillation characteristics ? oscillation stabilization time
electrical data s3c 830a/p830a 20- 2 table 20-1. absolute maximum ratings (t a = 25 c) parameter symbol conditions rating unit supply voltage v dd ? ? 0.3 to +6.5 v input voltage v i ports 0?8 ? 0.3 to v dd + 0.3 output voltage v o ? ? 0.3 to v dd + 0.3 output current high i oh one i/o pin active ? 15 ma all i/o pins active ? 60 output current low i ol one i/o pin active + 30 total pin current for port + 100 operating temperature t a ? 25 to + 85 c storage temperature t stg ? 65 to + 150 table 20-2. d.c. electrical characteristics (t a = ?25 c to + 85 c, v dd = 3.0 v to 5.5 v) parameter symbol conditions min. typ. max. unit operating voltage v dd fx = 0.4?4.5 mhz (except pll/ifc) 3.0 ? 5.5 v fx = 4.5 mhz (pll/ifc) 4.5 ? 5.5 input high voltage v ih1 ports 0?8 0.8 v dd v dd v ih2 reset , ce 0.8 v dd ? v dd v ih3 x in , x out v dd ?0.1 v dd input low voltage v il1 ports 0?8 0.2 v dd v il2 reset , ce ? ? 0.2 v dd v il3 x in , x out 0.1 output high voltage v oh1 v dd = 4.5 v to 5.5 v eo0, eo1; i oh = ?1 ma v dd ? 2.0 v dd v oh2 v dd = 4.5 v to 5.5 v other output ports; i oh = ?1 ma v dd ? 1.0 ? v dd output low voltage v ol1 v dd = 4.5 v to 5.5 v eo0, eo1; i ol = 1 ma ? 2.0 v ol2 v dd = 4.5 v to 5.5 v other output ports; i ol = 10 ma ? ? 2.0
S3C830A/p830a electrical data 20- 3 table 20-2. d.c. electrical characteristics (continued) (t a = -25 c to + 85 c, v dd = 3.0 v to 5.5 v) parameter symbol conditions min. typ. max. unit input high leakage current i lih1 v in = v dd all input pins except x in , x out ? ? 3 ua i lih2 v in = v dd, x in , x out 20 input low leakage current i lil1 v in = 0 v all input pins except reset, x in , x out ? ? -3 i lil2 v in = 0 v, x in , x out -20 output high leakage current i loh v out = v dd all output pins ? ? 3 output low leakage current i lol v out = 0 v all output pins ? ? -3 pull-up resistor r l1 v in = 0 v; v dd = 5 v port 0?8 25 50 100 k w r l2 v in = 0 v; v dd = 5 v; reset 150 250 400 pull-down resistor r d v in = v dd , v dd = 5 v vcofm, vcoam, amif and fmif 15 35 45 k w oscillator feed back resistors r osc v dd = 5 v, t a = 25 c x in = v dd , x out = 0 v 300 750 1500 k w lcd voltage dividing resistor r lcd t a = 25 c 70 110 150 k w |v lcd ? comi| voltage drop (i = 0?3) v dc ?15 m a per common pin ? 45 120 mv |v lcd ? segx| voltage drop (x = 0?39) v ds ?15 m a per common pin ? 45 120 mv middle output voltage v lc0 v dd = 3.0 v to 5.5 v 0.6v dd ? 0.2 0.6v dd 0.6v dd + 0.2 v v lc1 0.4v dd ? 0.2 0.4v dd 0.4v dd + 0.2 v lc2 0.2v dd ? 0.2 0.2v dd 0.2v dd + 0.2
electrical data s3c 830a/p830a 20- 4 table 20-2. d.c. electrical characteristics (concluded) (t a = -25 c to + 85 c, v dd = 3.0 v to 5.5 v) parameter symbol conditions min. typ. max. unit supply current (1) i dd1 run mode: 4.5 mhz crystal oscillator ce = v dd v dd = 5 v 10 % c1 = c2 = 22pf ? 5.0 15 ma i dd2 run mode: 4.5 mhz crystal oscillator ce = 0 v v dd = 5 v 10 % c1 = c2 = 22pf ? 2.6 5.5 i dd3 idle mode: 4.5 mhz crystal oscillator v dd = 5 v 10 % ? 0.6 2.0 i dd4 (2) stop mode (in lvr disable): ce = 0 v, t a = 25 c v dd = 5 v 10 % ? 0.5 3 m a notes: 1. supply current does not include current drawn through internal pull-up resistors, pwm, or external output current loads. 2. i dd4 is current when the main clock oscillation stops. 3. every values in this table is measured when bits 4?3 of the system clock control register (clkcon.4?.3) is set to 11b.
S3C830A/p830a electrical data 20- 5 table 20-3. a.c. electrical characteristics (t a = -25 c to +85 c, v dd = 3.0 v to 5.5 v) parameter symbol conditions min typ max unit interrupt input high, low width (p1.0?p1.7) tinth, tintl p1.0?p1.7, v dd = 5 v 200 ? ns reset input low width trsl v dd = 5 v 10 ? ? us t tih t til 0.8 v dd 0.2 v dd 0.2 v dd figure 20-1. input timing for external interrupts (ports 1) t rsl 0.2 v dd reset figure 20-2. input timing for reset reset
electrical data s3c 830a/p830a 20- 6 table 20-4. input/output capacitance (t a = -25 c to +85 c, v dd = 0 v ) parameter symbol conditions min typ max unit input capacitance c in f = 1 mhz; unmeasured pins are returned to v ss ? ? 10 pf output capacitance c out i/o capacitance c io table 20-5. data retention supply voltage in stop mode (t a = -25 c to + 85 c) parameter symbol conditions min typ max unit data retention supply voltage v dddr 3.0 ? 5.5 v data retention supply current i dddr v dddr = 2 v (ta = 25 c) stop mode (in lvr disable) ? ? 1 ua execution of stop instrction reset occurs ~ ~ v dddr ~ ~ stop mode oscillation stabilization time normal operating mode data retention mode t wait reset v dd note: t wait is the same as 4096 x 16 x 1/fxx 0.2 v dd figure 20-3. stop mode release timing initiated by reset reset
S3C830A/p830a electrical data 20- 7 execution of stop instruction ~ ~ v dddr ~ ~ stop mode idle mode data retention mode t wait v dd interrupt normal operating mode oscillation stabilization time 0.2 v dd note: t wait is the same as 16 x 1/bt clock figure 20-4. stop mode release timing initiated by interrupts table 20-6. a/d converter electrical characteristics (t a = -25 c to +85 c, v dd = 3.5 v to 5.5 v, v ss = 0 v) parameter symbol conditions min typ max unit a/d converting resolution ? ? ? 8 ? bits absolute accuracy ? ? ? ? 2 lsb a/d conversion time t con conversion clock = fxx 50/fxx ? m s analog input voltage v ian ? v ss ? v dd v analog input impedance r an v dd = 5 v 2 1000 ? m w
electrical data s3c 830a/p830a 20- 8 table 20-7. pll electrical characteristics (t a = ?25 c to +85 c, v dd = 4.5 v to 5.5 v) parameter symbol conditions min typ max unit vcofm, vcoam, fmif and amif input voltage (peak to peak) v in sine wave input 0.3 ? v dd v frequency fv coam vcoam mode, sine wave input; v in = 0.3v p-p 0.5 ? 30 mhz fv cofm vcofm mode, sine wave input; v in = 0.3v p-p 30 150 f amif amif mode, sine wave input; v in = 0.3v p-p 0.1 1.0 f fmif fmif mode, sine wave input; v in = 0.3v p-p 5 15 table 20-8. low voltage reset electrical characteristics (t a = ?25 c to +85 c) parameter symbol conditions min typ max unit detect voltage range v det 3.0 3.5 4.0 v lvr operating current i bl ? ? 10 25 m a
S3C830A/p830a electrical data 20- 9 table 20-9. synchronous sio electrical characteristics (t a = ?25 c to +85 c, v dd = 3.0 v to 5.5 v) parameter symbol conditions min typ max unit sck0/sck1 cycle time t cky external sck0/sck1 source 1000 ? ? ns internal sck0/sck1 source 1000 sck0/sck1 high, low t kh , t kl external sck0/sck1 source 500 ? ? width internal sck0/sck1 source t kcy /2? 50 si setup time to t sik external sck0/sck1 source 250 ? ? sck0/sck1 high internal sck0/sck1 source 250 si hold time to t ksi external sck0/sck1 source 400 ? ? sck0/sck1 high internal sck0/sck1 source 400 output delay for t kso external sck0/sck1 source ? ? 300 sck0/sck1 to so internal sck0/sck1 source 250 output data input data sck0/sck1 t kh t cky t kl 0.8 v dd 0.2 v dd t kso t sik t ksi 0.8 v dd 0.2 v dd si0/si1 so0/so1 figure 20-5. serial data transfer timing
electrical data s3c 830a/p830a 20- 10 table 20-10. main oscillator characteristics ( fx) (t a = ?25 c to +85 c, v dd = 3.0 v to 5.5 v) oscillator clock circuit test condition min typ max unit crystal x in c1 c2 x out crystal oscillation frequency 0.4 ? 4.5 mhz ceramic x in c1 c2 x out ceramic oscillation frequency 0.4 ? 4.5 mhz external clock x in x out x in input frequency 0.4 ? 4.5 mhz table 20-11. main oscillator clock stabilization time (t st1 ) (t a = -25 c to +85 c, v dd = 3.0 v to 5.5 v) oscillator test condition min typ max unit crystal v dd = 4.5 v to 5.5 v ? ? 10 ms ceramic stabilization occurs when v dd is equal to the minimum oscillator voltage range. ? ? 4 ms external clock x in input high and low level width (t xh , t xl ) 111 ? 1250 ns note : oscillation stabilization time (t st1 ) is the time required for the cpu clock to return to its normal oscillation frequency after a power-on occurs, or when stop mode is ended by a reset signal. the reset should therefore be held at low level until the t st1 time has elapsed
S3C830A/p830a electrical data 20- 11 t xh t xl 0.1v x in vdd-0.1v 1/fx figure 20-6. clock timing measurement at x in instruction clock 25 khz 1 2 3 4 5 6 7 supply voltage (v) when pll/ifc operation, operating voltage range is 4.5 v to 5.5 v. 1.125 mhz main oscillator frequency 400 khz cpu clock = 1/4n x oscillator frequency (n = 1,2,8,16) 4.5 mhz figure 20-7. operating voltage range
electrical data s3c 830a/p830a 20- 12 notes
S3C830A/p830a mechanical data 21 - 1 21 mechanical data overview the S3C830A micr ocontroller is currently available in 100 -pin -qfp package. 100-qfp-1420c #100 20.00 0.20 23.90 0.30 14.00 0.20 17.90 0.30 0.15 + 0.10 - 0.05 0-8 0.10 max #1 0.65 note : dimensions are in millimeters. (0.58) 0.80 0.20 0.05 min 2.65 0.10 3.00 max 0.80 0.20 0.30 + 0.10 - 0.05 (0.83) 0.15 max 0.10 max figure 21-1. package dimensions (100-qf p -1420c)
mechanical data S3C830A/p830a 21 - 2 notes
S3C830A/p830a s3p 830a otp 22- 1 22 s3p830a otp overview the s3p830a single-chip cmos microcontroller is the otp (one time programmable) version of the S3C830A microcontroller. it has an on-chip otp rom instead of a masked rom. the eprom is accessed by serial data format. the s3p830a is fully compatible with the S3C830A, both in function in d.c. electrical characteristics and in pin configuration. because of its simple programming requirements, the s3p830a is ideal as an evaluation chip for the S3C830A.
s3p830a otp S3C830A/p830a 22- 2 fmif vddpll0 eo0 eo1 ce p0.0 p0.1/t0clk p0.2/t0cap p0.3/t0out/t0pwm p0.4/t1clk p0.5/t1out p0.6/t2clk p0.7/t2out p1.0/int0 p1.1/int1 p1.2/int2 p1.3/int3 p1.4/int4 p1.5/int5 p1.6/int6 p1.7/int7 p2.0/ad0 p2.1/ad1 p2.2/ad2 p2.3/ad3 p2.4 p2.5 p2.6 p2.7 av dd p3.0/buz p3.1/sck0 sdat /p3.2/so0 sclk /p3.3/si0 v dd /v dd v ss /v ss x out x in v pp /test1 test2 p3.4/sck1 reset reset /reset p3.5/so1 p3.6/si1 p3.7 p4.0/seg39 p4.1/seg38 p4.2/seg37 p4.3/seg36 p4.4/seg35 s3p830a 100-qfp-1420c 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 amif vsspll vcoam vcofm vddpll1 lvren test3 bias vlc0 vlc1 vlc2 com0 com1 com2 com3 seg0/p8.7 seg1/p8.6 seg2/p8.5 seg3/p8.4 seg4/p8.3 seg5/p8.2 seg6/p8.1 seg7/p8.0 seg8/p7.7 seg9/p7.6 seg10/p7.5 seg11/p7.4 seg12/p7.3 seg13/p7.2 seg14/p7.1 seg15/p7.0 seg16/p6.7 seg17/p6.6 seg18/p6.5 seg19/p6.4 seg20/p6.3 seg21/p6.2 seg22/p6.1 seg23/p6.0 seg24/p5.7 seg25/p5.6 seg26/p5.5 seg27/p5.4 seg28/p5.3 seg29/p5.2 seg30/p5.1 seg31/p5.0 seg32/p4.7 seg33/p4.6 seg34/p4.5 figure 22-1. s3p830a pin assignments (100-pin qfp package)
S3C830A/p830a s3p 830a otp 22- 3 table 22-1. descriptions of pins used to read/write the eprom main chip during programming pin name pin name pin no. i/o function p3.2/so0 sdat 13 i/o serial data pin. output port when reading and input port when writing. can be assigned as a input/push-pull output port. p3.3/si0 sclk 14 i serial clock pin. input only pin. test1 v pp 19 i power supply pin for eprom cell writing (indicates that otp enters into the writing mode). when 12.5 v is applied, otp is in writing mode and when 5 v is applied, otp is in reading mode. (option) reset reset 22 i chip initialization v dd /v ss v dd /v ss 15/16 ? logic power supply pin. v dd should be tied to +5 v during programming. table 22-2. comparison of s3p830a and S3C830A features characteristic s3p830a S3C830A program memory 48-kbyte eprom 48-kbyte mask rom operating voltage (v dd ) 3.0 v to 5.5 v 3.0 v to 5.5 v otp programming mode v dd = 5 v, v pp (test1) = 12.5 v pin configuration 100 qfp 100 qfp eprom programmability user program 1 time programmed at the factory operating mode characteristics when 12.5 v is supplied to the v pp (test1) pin of the s3p830a, the eprom programming mode is entered. the operating mode (read, write, or read protection) is selected according to the input signals to the pins listed in table 21-3 below. table 22-3. operating mode selection criteria v dd v pp (test1) reg/ mem mem address(a15?a0) r/w mode 5 v 5 v 0 0000h 1 eprom read 12.5 v 0 0000h 0 eprom program 12.5 v 0 0000h 1 eprom verify 12.5 v 1 0e3fh 0 eprom read protection note: "0" means low level; "1" means high level.
s3p830a otp S3C830A/p830a 22- 4 instruction clock 25 khz 1 2 3 4 5 6 7 supply voltage (v) when pll/ifc operation, operating voltage range is 4.5 v to 5.5 v. 1.125 mhz main oscillator frequency 400 khz cpu clock = 1/4n x oscillator frequency (n = 1,2,8,16) 4.5 mhz figure 22-2. operating voltage range
S3C830A/p830a d evelopment tools 23- 1 23 development tools overview samsung provides a powerful and easy-to-use development support system in turnkey form. the development support system is configured with a host system, debugging tools, and support software. for the host system, any standard computer that operates with ms-dos as its operating system can be used. one type of debugging tool including hardware and software is provided: the sophisticated and powerful in-circuit emulator, smds2+, for s3c7, s3c9, s3c8 families of microcontrollers. the smds2+ is a new and improved version of smds2. samsung also offers support software that includes debugger, as s embler, and a program for setting options. shine samsung host interface for in - c ircuit emulator, shine, is a multi-window based debugger for smds2+. shine provides pull-down and pop-up menus, mouse support, function/hot keys, and context-sensitive hyper-linked help. it has an advanced, multiple-windowed user interface that emphasizes ease of use. each window can be sized, moved, scrolled, highlighted, added, or removed completely. sama assembler the samsung arrangeable microcontroller (sam) assembler, sama, is a universal assembler, and generates object code in standard hexadecimal format. assembled program code includes the object code that is used for rom data and required smds program control data. to assemble programs, sama requires a source file and an auxiliary definition (def) file with device specific information. sasm88 the sasm88 is a relocatable assembler for samsung's s3c8 -series microcontrollers. the sasm88 takes a source file containing assembly language statements and translates into a corresponding source code, object code and comments. the sasm88 supports macros and conditional assembly. it runs on the ms-dos operating system. it produces the relocatable object code only, so the user should link object file. object files can be linked with other object files and loaded into memory. hex2rom hex2rom file generates rom code from hex file which has been produced by assembler. rom code must be needed to fabricate a microcontroller which has a mask rom. when generating the rom code (.obj file) by hex2rom, the value " ff " is filled into the unused rom area up to the maximum rom size of the target device automatically. target boards target boards are available for all s3c8 -series microcontrollers. all required target system cables and adapters are included with the device-specific target board.
development tools S3C830A/p830a 23- 2 smds2+ rs-232c pod probe adapter tb830a target board ibm-pc at or compatible prom/otp writer unit bus ram break/display unit trace/timer unit sam8 base unit power supply unit target application system eva chip figure 23-1. smds product configuration (smds2+)
S3C830A/p830a d evelopment tools 23- 3 tb830a target board the tb830a target board is used for the S3C830A/p830a microcontroller. it is supported with the smds2+, smart kit and openice. tb830a sm1344a 25 1 reset j102 52 51 50-pin connector 50-pin connector 2 1 j101 gnd v cc 99 100 49 50 to user_v cc j3 on 74nc11 u3 dip1 + stop + idle vl0 vl1 vl2 gnd rev.1 01, 06. 09 tb830a 160-qfp 60 59 10 9 70 69 20 19 80 79 30 29 90 89 40 39 smds2 smds2+ jp4 figure 23-2 . tb830a target board configuration
development tools S3C830A/p830a 23- 4 table 23-1. power selection settings for tb830a " to user_vcc " s ettings operating mode comments to user_v cc off on target system smds2/smds2+ tb830a v cc v ss v cc the smds2 /smds2+ supplies v cc to the target board (evaluation chip) and the target system. to user_v cc off on target system smds2+ external v cc v ss v cc tb830a the smds2 /smds2+ supplies v cc only to the target board (evaluation chip). the target system must have its own power supply. note: the following symbol in the " to user_vcc " setting column indicates the electrical short (off) configuration:
S3C830A/p830a d evelopment tools 23- 5 smds2+ selection (sam8) in order to write data into program memory that is available in smds2+, the target board should be selected to be for smds2+ through a switch as follows. otherwise, the program memory writing function is not available. table 23-2 . the smds2+ tool selection setting "sw1" setting operating mode smds2 smds2+ r/w r/w smds2+ target system idle led the yellow led is on when the evaluation chip ( s3e8300 ) is in idle mode. stop led the red led is on when the evaluation chip ( s3e8300 ) is in stop mode.
development tools s3c8248/c8245/p824 5/c8247/c8249/p8249 23- 6 j101 p1.7 p2.1 p2.3 p2.5 p2.7 p3.0 p3.2 user_v cc x out gnd p3.4 p3.5 p3.7 p4.1 p4.3 p4.5 p4.7 p5.1 p5.3 p5.5 p5.7 p6.1 p6.3 p6.5 p6.7 p2.0 p2.2 p2.4 p2.6 nc p3.1 p3.3 gnd x in gnd demo_rstb p3.6 p4.0 p4.2 p4.4 p4.6 p5.0 p5.2 p5.4 p5.6 p6.0 p6.2 p6.4 p6.5 p7.0 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 50-pin dip connector 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 p7.1 p7.3 p7.5 p7.7 p8.1 p8.3 p8.5 p8.7 com2 com0 vlc1 bias lvr_en vcofm gnd fmif eo0 ce p0.1 p0.2 p0.5 p0.7 p1.1 p1.3 p1.5 j102 p7.2 p7.4 p7.6 p8.0 p8.2 p8.4 p8.6 com3 com1 vlc2 vlc0 vdet v dd vcoam amif nc eo1 p0.0 p0.2 p0.4 p0.6 p1.0 p1.2 p1.4 p1.6 1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 50-pin dip connector 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 figure 23-3 . 50 -pin connector s (j101, j102) for tb830a target board 50-pin dip connector target system 50-pin dip connector j102 51 52 99 100 j101 1 2 49 50 part name: (as50d-a) order cods: sm6305 j102 51 52 99 100 j101 1 2 49 50 figure 23-4 . S3C830A/p830a probe adapter cables for 100 - qf p package
(for duplicate copies of this form, and for additional ordering information, please contact your local sa m sung sales representative. samsung sales offices are listed on the back cover of this book.) s3c8 series mask rom order form product description: device number: s3c8__________- ___________(write down the rom code number) product order form: package pellet wafer package type: __________ package marking (check one): standard custom a custom b (max 10 chars) (max 10 chars each line) @ : assembly site code, y : last number of assembly year, ww : week of assembly @ yww device name sec device name @ yww @ yww delivery dates and quantities: deliverable required delivery date quantity comments rom code ? not applicable see rom selection form customer sample risk order see risk order sheet please answer the following questions: + + for what kind of product will you be using this order? new product upgrade of an existing product replacement of an existing product other if you are replacing an existing product, please indicate the former product name ( ) + + what are the main reasons you decided to use a samsung microcontroller in your product? please check all that apply. price product quality features and functions development system technical support delivery on time used same micom before quality of documentation samsung reputation mask charge (us$ / won): ____________________________ customer information: company name: ___________________ telephone number _________________________ signatures: ________________________ __________________________________ (person placing the order) (technical manager)

(for duplicate copies of this form, and for additional ordering information, please contact your local sa m sung sales representative. samsung sales offices are listed on the back cover of this book.) s3c8 series request for production at customer risk customer information: company name: ___________________________ _____________________________________ department: ________________________________________________________________ telephone number: __________________________ fax: _____________________________ date: __________________________ risk order information: device number: s3c8________- ________ (write down the rom code number) package: number of pins: ____________ package type: _____________________ intended application: ________________________________________________________________ product model number: ___ _____________________________________________________________ customer risk order agreement: we hereby request sec to produce the above named product in the quantity stated below. we believe our risk order product to be in full compliance with all sec production specifications and, to this extent, agree to assume responsibility for any and all production risks involved. order quantity and delivery schedule: risk order quantity: _____________________ pcs delivery schedule: delivery date (s) quantity comments signatures: _______________________________ _________________________________ _____ _ (person placing the risk order) (sec sales representative)

(for duplicate copies of this form, and for additional ordering information, please contact your local sa m sung sales representative. samsung sales offices are listed on the back cover of this book.) S3C830A mask option selection form device number: s3c8_______-________(write down the rom code number) attachment (check one): diskette prom customer checksum: ________________________________________________________________ company name: _______________ _________________________________________________ signature (engineer): ________________________________________________________________ please answer the following questions: + + application (product model id: _______________________) audio video telecom lcd databank caller id lcd game industrials home appliance office a utomation remocon other please describe in detail its application

(for duplicate copies of this form, and for additional ordering information, please contact your local sa m sung sales representative. samsung sales offices are listed on the back cover of this book.) s3p8 series otp factory writing order form (1/2) product d escription: device number: s3p8________-________(write down the rom code number) product order form: package pellet w afer if the product order form is package: package type: _____________________ package marking (check one): standard custom a custom b (max 10 chars) (max 10 chars each line) @ : assembly site code, y : last number of assembly year, ww : week of assembly @ yww device name sec device name @ yww @ yww delivery dates and quantity: rom code release date required delivery date of device quantity please answer the following questions: + + what is the purpose of this order ? new product development upgrade of an existing product replacement of an existing microcontroller other if you are replacing an existing microcontroller , please indicate the former microcontroller name ( ) + + what are the main reaso ns you decided to use a samsung microcontroller in your product? please check all that apply. price product quality features and functions development system technical support delivery on time used same micom before quality of documentation samsung reputation customer information: company name: ___________________ telephone number _________________________ signatures: ________________________ __________________________________ (person placing the order) (technical manager)

(for duplicate copies of this form, and for additional ordering information, please contact your local sa m sung sales representative. samsung sales offices are listed on the back cover of this book.) s3p830a otp factory writing order form (2/2) device number: s3p8________-__________ (write down the rom code number) customer checksums: _________ ____________________________ _________________________ _ company name: ________________________________________________________________ signature (engineer): ___________________________________ _____________________________ read protection (1) : yes no please answer the following questions: + + are you going to continue ordering this device? yes no if so, how much will you be ordering? _________________ pcs + + application (product model id: _______________________) audio video telecom lcd databank caller id lcd game industrials home appliance office a utomation remocon other please describe in detail its application ___________________________________________________________________________ notes 1. once you choose a read protection, you cannot read again the programming code from the eprom. 2. otp writing will be executed in our manufacturing site. 3. the writing program is completely verified by a customer. samsung does not take on any responsibility for errors occurred from the writing program.

▲Up To Search▲

Price & Availability of S3C830A

	To Download S3C830A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .